



**Modular Computers®**



# VM162/VM172

VMEbus Single-Board Computer with  
Dual IndustryPack Support

Manual Order Nr. 16596

## **User's Manual**

Issue 1



**Modular Computers®**

---





Chapter

1

**Introduction ..... 1-1**

1.1 Product Overview ..... 1-3

1.2 IndustryPack Flexibility..... 1-3

1.3 Controller eXtension Connector..... 1-4

1.4 Front Panel and I/O Configuration ..... 1-4

1.5 Features ..... 1-6

1.6 Specifications..... 1-8

1.7 Ordering Information ..... 1-10

1.8 Related Publications ..... 1-11

1.9 Schematic Board Layout..... 1-12

Chapter

2

**Functional Description..... 2-1**

2.1 VM162/VM172 Block Diagram ..... 2-3

2.2 CPU Options..... 2-4

2.3 Memory..... 2-4

    2.3.1 DRAM/FLASH..... 2-4

    2.3.2 SRAM..... 2-5

    2.3.3 Boot ROM (optional)..... 2-5

    2.3.4 EEPROM..... 2-6

2.4 Communication Controller 68EN360 (QUICC)..... 2-6

    2.4.1 Use of 68EN360 Communication Ports..... 2-6

    2.4.2 Use of 68EN360 Memory Controller..... 2-7

    2.4.3 Use of 68EN360 Interrupt Controller ..... 2-7

    2.4.4 Use of 68EN360 DMA Channels..... 2-8

2.5 VMEbus Interface ..... 2-8

    2.5.1 VME Master Interface ..... 2-9

    2.5.2 System Controller Functions ..... 2-10

    2.5.3 VME Slave Interface..... 2-11

    2.5.4 VME Address Map from the VME Side ..... 2-12

    2.5.5 VME Control/Status Register ..... 2-13

2.6 Board Control Logic..... 2-14

    2.6.1 Boot Decoder Logic..... 2-14

    2.6.2 Interrupt Control ..... 2-14



2.6.3	Bus Timer.....	2-16
2.6.4	Watchdog Timer .....	2-16
2.6.5	Board Control/Status Register.....	2-16
2.7	Special Functions.....	2-18
2.7.1	Real Time Clock.....	2-18
2.7.2	Serial EEPROM.....	2-18
2.7.3	TICK Timer.....	2-18
2.7.4	General Purpose Timer .....	2-18
2.7.5	DMA Transfers .....	2-18
2.7.6	Data Retention for RTC and SRAM.....	2-19
2.7.7	Front Panel Buttons and LED Ports .....	2-19
2.8	Serial Communication Ports.....	2-20
2.8.1	Ethernet/SER4 Port .....	2-21
2.8.2	SER1, SER2 and SER3 Ports.....	2-22
2.8.3	TERM Pinouts.....	2-23
2.9	CXC Interface .....	2-24
2.10	IndustryPack (IP) Interface .....	2-30
2.10.1	Overview.....	2-30
2.10.2	Features.....	2-30
2.10.3	Optional IP features, not supported .....	2-30
2.10.4	IP Interface Controller .....	2-31
2.10.5	IP Reset Control .....	2-31
2.10.6	IP Clock Control.....	2-31
2.10.7	IP Interrupt Control.....	2-31
2.10.8	IP Memory Size Control .....	2-32
2.10.9	IP Interface Address Map.....	2-32
2.10.10	IP Interrupt Control Register .....	2-33
2.10.11	IP Slot Control Register .....	2-34
2.10.12	IP Connectors.....	2-35

## Chapter

# 3

### **Configuration..... 3-1**

3.1	Default Jumper Settings.....	3-3
3.1.1	Jumper Default Settings (Component Side).....	3-3
3.1.2	Jumper Default Settings (Solder Side).....	3-3
3.2	Jumper Description (Component Side).....	3-4
3.2.1	VME Boot .....	3-5
3.2.2	ROM Boot.....	3-5
3.2.3	Protective Ground - Signal Ground .....	3-5
3.2.4	VME SYSRES*.....	3-5
3.2.5	CXC Mode .....	3-6
3.3	Jumper Description (Solder Side).....	3-7
3.3.1	CPU Type .....	3-8
3.3.2	CPU Power Supply.....	3-8



3.3.3 CPU (Bus) Clock ..... 3-8

3.3.4 SRAM Size..... 3-8

3.3.5 Communications Clock..... 3-9

3.3.6 EEPROM Write Protection ..... 3-9

3.3.7 JTAG Chain ..... 3-9

3.3.8 SRAM Data Retention..... 3-10

3.3.9 BERR1 Timeout ..... 3-10

3.3.10 Backup Current Test Bridge ..... 3-10

---

Chapter **4**

---

**Programming ..... 4-1**

4.1 VM162/VM172 Address Map..... 4-3

4.2 Initializing the 68EN360..... 4-4

4.3 Initializing the Cache..... 4-7

**Appendices**

- Memory Piggybacks
- SI6 Piggybacks
- Bootstrap Loader
- Controller eXtension Connector
- OS-9 Cabling
  
- Board Layout





---

*Preface*

---



---

## Unpacking and Special Handling Instructions

This PEP product is carefully designed for a long and fault-free life; nonetheless, its life expectancy can be drastically reduced by improper treatment during unpacking and installation.

Observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory back-up, ensure that the board is not placed on conductive surfaces, including anti-static plastics or sponges. These can cause shorts and damage to the batteries or tracks on the board.

When installing piggybacks, switch off the power mains.

Furthermore, do not exceed the specified operational temperature ranges of the board version ordered. If batteries are present, their temperature restrictions must be taken into account.

Keep all the original packaging material for future storage or warranty shipments. If it is necessary to store or ship the board, re-pack it as it was originally packed.



## **Revision History**

<b>Issue</b>	<b>Brief Description of Changes</b>	<b>Index</b>	<b>Date of Issue</b>
1	First Issue	0	July, 1997

This document contains proprietary information of PEP Modular Computers. It may not be copied or transmitted by any means, passed to others, or stored in any retrieval system or media, without the prior consent of PEP Modular Computers or its authorized agents.

The information in this document is, to the best of our knowledge, entirely correct. However, PEP Modular Computers cannot accept liability for any inaccuracies, or the consequences thereof, nor for any liability arising from the use or application of any circuit, product, or example shown in this document.

PEP Modular Computers reserve the right to change, modify, or improve this document or the product described herein, as seen fit by PEP Modular Computers without further notice.



## PEP Modular Computers Two Year Limited Warranty

We grant the original purchaser of PEP products the following hardware warranty. No other warranties that may be granted or implied by anyone on behalf of PEP are valid unless the consumer has the expressed written consent of PEP Modular Computers.

PEP Modular Computers warrants their own products (excluding software) to be free from defects in workmanship and materials for a period of 24 consecutive months from the date of purchase. This warranty is not transferable nor extendible to cover any other consumers or long term storage of the product.

This warranty does not cover products which have been modified, altered, or repaired by any other party than PEP Modular Computers or their authorized agents. Furthermore, any product which has been, or is suspected of being damaged as a result of negligence, misuse, incorrect handling, servicing or maintenance; or has been damaged as a result of excessive current/voltage or temperature; or has had its serial number(s), any other markings, or parts thereof altered, defaced, or removed will also be excluded from this warranty.

A customer who has not excluded his eligibility for this warranty may, in the event of any claim, return the product at the earliest possible convenience, together with a copy of the original proof of purchase, a full description of the application it is used on, and a description of the defect; to the original place of purchase. Pack the product in such a way as to ensure safe transportation (we recommend the original packing materials), whereby PEP undertakes to repair or replace any part, assembly or sub-assembly at our discretion; or, to refund the original cost of purchase, if appropriate.

In the event of repair, refund, or replacement of any part, the ownership of the removed or replaced parts reverts to PEP Modular Computers, and the remaining part of the original guarantee, or any new guarantee to cover the repaired or replaced items, will be transferred to cover the new or repaired items. Any extensions to the original guarantee are considered gestures of goodwill, and will be defined in the "Repair Report" returned from PEP with the repaired or replaced item.

Other than the repair, replacement, or refund specified above, PEP Modular Computers will not accept any liability for any further claims which result directly or indirectly from any warranty claim. We specifically exclude any claim for damage to any system or process in which the product was employed, or any loss incurred as a result of the product not functioning at any given time. The extent of PEP Modular Computers liability to the customer shall not be greater than the original purchase price of the item for which any claim exists.

PEP Modular Computers makes no warranty or representation, either expressed or implied, with respect to its products, reliability, fitness, quality, marketability or ability to fulfill any particular application or purpose. As a result, the products are sold "as is," and the responsibility to ensure their suitability for any given task remains the purchaser's.

In no event will PEP be liable for direct, indirect, or consequential damages resulting from the use of our hardware or software products, or documentation; even if we were advised of the possibility of such claims prior to the purchase of, or during any period since the purchase of the product.

Please remember that no PEP Modular Computers employee, dealer, or agent are authorized to make any modification or addition to the above terms, either verbally or in any other form written or electronically transmitted, without consent.



---

# Chapter

---

# 1

---

## *Introduction*

---

<i>1.1 Product Overview.....</i>	<i>1-3</i>
<i>1.2 IndustryPack Flexibility.....</i>	<i>1-3</i>
<i>1.3 Controller eXtension Connector.....</i>	<i>1-4</i>
<i>1.4 Front Panel and I/O Configuration.....</i>	<i>1-4</i>
<i>1.5 Features.....</i>	<i>1-6</i>
<i>1.6 Specifications.....</i>	<i>1-8</i>
<i>1.7 Ordering Information.....</i>	<i>1-10</i>
<i>1.8 Related Publications.....</i>	<i>1-11</i>
<i>1.9 Schematic Board Layout.....</i>	<i>1-12</i>





## 1.1 Product Overview

PEP's VM162/172 combines high computational performance and flexible I/O requirements through its twin IndustryPack and single CXC interface with excellent communication ability afforded by the Motorola 'QUICC' controller.

A combination of high-performance CPUs (Motorola MC68040/MC68060) and the Quad Integrated Communications Controller chip, the Motorola MC68EN360, 'QUICC' not only enable computational performances from approximately 35 MIPs to over 100 MIPs, but dispense with the usual restrictions associated with serial communication.

Application-specific tailoring is assured through versatile interface options which, together with PEP's CXC interface, makes this 6U VMEbus CPU ideally suited for communication and automation applications. With up to 6 serial interfaces resident within the same realstate and support for standard LAN or WAN interfaces provided, communicational versatility is guaranteed.

Two on-board EPROM sockets are designed to accommodate ROMed applications and/or the PEPbug debug monitor. The VM162/172 is supplied with these sockets empty and the PEPbug programmed into the FLASH memory residing on one of the DM6xx memory piggybacks.

The PEP VM162/172 Board Support Package is available for several popular real-time operating systems: OS-9, VxWorks, VRTX/OS and pSOS+.

---

## 1.2 IndustryPack Flexibility

Fully integrated within the VM162/172 CPU boards are two IndustryPack carrier interfaces. Each interface accesses an 8/16-bit databus and supports IP class 1 modules.

The IP concept is based on an open specification allowing vendors to fabricate an independent library of digital, analog, communication or counter mezzanine plug-in modules for example that are compatible with carrier boards from manufacturers like PEP. With a few hundred such mezzanines currently available, users can easily find the appropriate interface to a wide variety of industrial requirements.

In accordance with the IP specification, PEP has implemented an 8/16-bit data width interface operating at 8 or 32MHz that supports interrupts and communicates with the host carrier via a 50-pin connector with embedded address, data, control and power lines. This caters for more than 90% of the available IP modules which do not have DMA support.

- Up to 2 standard or 1 2x-sized IP
- Supports I/O, ID, memory & IRQ
- Supports 8/16-bit IP cycles
- Prog. IP bus speed (8/32 MHz)/IP
- 2 interrupts per IP
- 2 8 MB linear memory space/IP
- Overload protection (fuses)/IP



### 1.3 Controller eXtension Connector

Although the VM162/172 adds a new dimension to computer architecture with its direct IndustryPack interface, it is also a continuation of the successful range of PEP's CPU boards with communication processors and CXC capability. The CXC extends the already abundant industrial I/O capability of the CPU and also allows custom design according to the guidelines laid-down in the CXC specification.

Introduced in 1990, PEP's Controller eXtension Connector (CXC) concept enables a mezzanine Input/Output extension on the VME or on distributed Input/Output systems based on CXC as a backplane bus. The CXC is based on an open specification allowing unprecedented flexibility in meeting customer requirements.

PEP has named these mezzanine plug-in modules Controller eXtension Modules (CXM). These 96-pin CXMs are designed to operate with CXC based host modules which includes the VM162/172.

Designed primarily to operate in harsh industrial environments, this versatile modularity provides not only a cost-effective engineering solution but also allows customers a near exhaustive selection of system configurations through a selection of over 30 base CXMs providing analog, digital and other I/O extensions such as SCSI and fieldbus connection (PROFIBUS, CAN, LON and Bitbus). Hence, a feature of the VM162/172 is that the 'raw' serial signals from the 'QUICC' SCC2, SCC3 and SCC4 channels being internally wired to the front panel as well as to the CXC interface.

Network interfacing is provided if required by ordering the relevant front-panel which comes complete with the appropriate SI6-piggyback, serial port connectors and 50-pin D-Sub IndustryPack connector. Naturally, to cater for those customers who merely wish to take advantage of the computing power and CXC capability that the VM162 offers, blank front-panels without the networking options have been devised.

---

### 1.4 Front Panel and I/O Configuration

The illustrated front-panels show the possible connections of the SCC1 communications channel for Ethernet, RS485 or blank. In addition, the front panels are available with mini-D-Sub connectors instead of RJ45 connectors for the 4 standard serial channels.

The 50-pin, subminiature SCSI 2 style D-Sub connectors for emerging IP signals offer improved EMI protection (compared with the on-board flat cable connector.) Each IP module has its own shielded connector for state-of-the-art industrial cabling.

All front-panels feature a user, watch-dog and halt status LED, reset and abort button switches and where possible, the status of the Ethernet communication.



SC and SI6 piggybacks adapt the multi-protocol serial channels of the 'QUICC' to the physical interfaces provided on the VM162/172's front-panel and CXC:


SCC1 channel supports:

- SI6-10B5            Ethernet 10base5 (AUI)
- SI6-10B2            Ethernet 10base2 (Thin)
- SI6-10BT            Ethernet 10baseT (Twisted Pair)
- SI6-PB485-ISO      Optoisolated RS485

SCC2 to SCC4 channels support:

- SC-232I            Optoisolated RS232 Modem module
- SC-485I            Optoisolated RS485 piggyback

Figure 1.1 Front Panel Options





## 1.5 Features

### CPU Options

The 68060 processor operating at 50 Mhz provides the highest performance while the 68040(V) at 33 MHz sets the standard in the Motorola CISC portfolio.


### 68EN360

The 'QUICC' chip operates as an I/O and communication companion providing 4, high-speed serial channels, timers, clocks and Time Slot Assignment (TSA).

### Serial Channels

All high-speed SCC channels are equipped with hardware hand-shaking and are available for a variety of applications. SCC1 can be configured for either ethernet or RS485 (e.g. PROFIBUS) use by fitting the appropriate SI6 piggyback. SCC2 - SCC4 are configured by default for RS232 operation and can be changed to optoisolated RS232/485 as required by fitting the SC piggyback. An SMC1 interface provides a simple RS232 connection for console/debug operations.

Figure 1.2 MC68EN360 Channel Assignment



### CXC Interface

The 96-pin interface allows other I/O possibilities to be realised by utilising PEP's plug-in cards such as the CXM-PFB12, CXM-CAN, CXM-LON, CXM-SCSI or CXM-SIO3..

### Ethernet Interface

Three different SI6 piggybacks complete with all the associated control logic are available providing 10Base2, 10Base5 or 10BaseT interfaces.

### RS485 Interfaces

This is a fully optoisolated RS485 SI6-interface piggyback with a 9-pin D-Sub connector.



## **IndustryPack**

Any two IndustryPacks from a wide-range may be fitted to cater for the needs of digital, analog, communication or counter functions. PEP also offers customers a non-gratis service that integrates the chosen IP module and RT-OS with the VM162/172 carrier board.

## **SC-Interface**

Three RS232 SC-Piggybacks are fitted as standard for serial communication. These can be replaced by optoisolated RS232 or RS485 piggybacks as required.

## **DMA Channels**

2 independent channels are provided by the 'QUICC' chip for use by applications requiring DMA transfer between VMEbus, CXC-modules, DRAM, FLASH memory and dual-ported SRAM.

## **DRAM/FLASH**

This memory, complete with a 32 bit-wide access bus is placed on a piggyback with addressing capability for up to two memory banks of 64 MByte each. The on-board programmable FLASH memory allows the user to produce low cost upgrades by over-writing existing stored data and may also be configured as a boot device.

## **SRAM**

This is a dual-ported battery-backed (Goldcap) memory area with a 16 bit- wide access bus. Users of the VMEbus and CPU both have access to this memory.

## **EEPROM**

A 2 kbit EEPROM is provided on-board, 1 kbit has been pre-programmed with PEP production data leaving the remaining available space for user application code.



## 1.6 Specifications

CPU's	MC68040(V) @ 33 MHz MC68060 @ 50 MHz
Comms. Controller	MC68EN360 Companion processor for network support on SI6 piggybacks
Memory	1/4/16/32 MByte (32-bit access) DRAM 0.5/1/2/4 MByte (32-bit access) FLASH (Available on DM6xx Memory Piggyback) 256 kByte or 1 MByte dual-ported SRAM with data retention via Goldcap 2 kbit serial EEPROM for configuration data 2 ROM sockets for up to 1 MByte device (optional)
Real-Time Clock	V3021 with (year, month, week, day, hour, min., sec.)
Tick	Built-in on MC68EN360 providing a programmable periodic interrupt (default 10ms)
Timer	4x16, 2x32-bit resolution built-in timers on the MC68EN360
Time-Out	On-board BERR* time-out min. 8 $\mu$ s, max.128 $\mu$ s 128 $\mu$ s VMEbus BERR* both with software enable/disable
Watchdog	Enabled by software with front-panel LED
Interrupts	VME IRQ1* - IRQ7* interrupts, enable/disable; Mask Register; SYSFAIL* and ACFAIL* handlers
System Vectors	Abort switch            level 7 autovector ACFAIL*                level 7 autovector TICK                    level 6 vector prog. SYSFAIL*              level 5 autovector Mailbox IRQ            level 3 autovector CXC                      vector prog.
System Controller	Single-level (BR3*), FAIR, RWD (Release When Done); Automatic First-Slot Detection
Address Modifier	A32 Access Code    : HEX 09/0A/0D/0E A24 Access Code    : HEX 39/3A/3D/3E A16 Access Code    : HEX 29/2D User Defined        : HEX 10-17/18-1F
Slave Functions	Dual-ported SRAM; 16 software selectable base addresses
IndustryPack Interface	Two card holders with I/O ported to 50-pin flat-band cable or D-Sub connector on front-panel
CXC Interface	DIN 41612 (C), 96-pin, 3 NMSI ports, DMA



VMEbus Interface	DIN 41612 (C), 96-pin P1/P2 connector A32/A24/A16:D32/D16/D8 master A24:D16 slave
Networking	All Ethernet interfaces conform to IEEE 802-3 and are available on SI6-xx piggybacks
SC-Interface	Serial Interface from MC68EN360 (ports SCC2, SCC3 and SCC4) with standard RS232 configuration
Power Consumption <sup>a</sup>	VM162 w/ MC68060    ≈ 6.5W @ 50 MHz VM172 w/ MC68040    ≈ 8.5W @ 33 MHz
Temperature	0°C to +70°C (standard) -40°C to +85°C (extended / storage)
Humidity	0 to 95% non-condensing
Weight/Dimensions	440 g (with 10BaseT and memory piggybacks) 233mm x 160mm 6U format
Front Panel Functions	3 LEDs:    red        : Halt yellow    : Watchdog enabled green     : General purpose user

*a. With 4 Mbyte DRAM, 256 kByte SRAM and 1 MByte FLASH memory.*

## 1.7 Ordering Information

Product	Description	Order Nr.
VM172-BASE	VMEbus single-board computer comprising MC68060 @ 50MHz, MC68EN360 @ 25 MHz, 256 kByte dual-ported SRAM (with Goldcap for back-up), five serial interfaces (four available on the front panel as RS232 (RJ45) and one available from the choice of SI6-networking piggybacks), CXC interface, two IP interfaces and PEPbug	16134
VM172-BASE	Same as order no. 16134 but with 1 MByte dual-ported SRAM	16194
VM162-BASE	VMEbus single-board computer comprising MC68040 @ 33MHz, MC68EN360 @ 33 MHz, 256 kByte dual-ported SRAM (with Goldcap for back-up), five serial interfaces (four available on the front panel as RS232 (RJ45) and one available from the choice of SI6-networking piggybacks), CXC interface, two IP interfaces and PEPbug	16026
VM162-BASE	Same as order no. 16026 but with 1 MByte dual-ported SRAM	16193
DM 600	Memory Piggyback with 4 MByte DRAM and 1 MByte FLASH memory for VM162/172	11852
DM 600	Memory Piggyback with 4 MByte DRAM and 4 MByte FLASH memory for VM162/172	11853
DM 601	Memory Piggyback with 16 MByte DRAM and 1 MByte FLASH memory for VM162/172	11854
DM 601	Memory Piggyback with 16 MByte DRAM and 4 MByte FLASH memory for VM162/172	11855
DM 602	Memory Piggyback with 1 MByte DRAM and 1 MByte FLASH memory for the VM162/172	12765
DM 603	Memory Piggyback with 32 MByte DRAM and 512 kByte FLASH memory for the VM162/172	13027
DM 603	Memory Piggyback with 32 MByte DRAM and 2 MByte FLASH memory for the VM162/172	13627
DM 604	Memory Piggyback with 8 MByte DRAM and 1 MByte FLASH memory for the VM162/172	15911
DM 604	Memory Piggyback with 8 MByte DRAM and 4 MByte FLASH memory for the VM162/172	15912
SI6-10B2-IP	10Base2 Thin Ethernet interface piggyback with RG58 coax. connector	16136
SI6-10B5-IP	10Base5 Ethernet (AUI) interface piggyback with 15-pin D-Sub connector	16137



Product	Description	Order Nr.
SI6-10BT-IP	10BaseT Twisted pair Ethernet interface piggyback with RJ45 connector	16147
SI6-DUMMY-IP	Front panel without networking interface(s)	16028
SI6-PB485-IP	Optoisolated RS485 interface piggyback with 9-Pin D-Sub connector	16192
SC-2321	Optoisolated RS232 interface piggyback with TxD, RxD, DTR and CTS signals and Baud rate up to 38.4 kBaud	12919
SC-4851	Optoisolated RS485 interface piggyback for half-duplex communication at a Baud rate up to 38.4 kBaud	13468
CABLE-RS232	3 meter RS232 Serial Interface cable with RJ45 to 9-Pin D-Sub (male) for terminal connection	15191

Important : The VM162 and VM172 must be ordered with a memory module (DM60x) and a front-panel with integrated SI6-piggyback module.


For configurations requiring the 2 x 50-pin D-Sub front-panel connectors instead of the flat-band cable option, please contact the nearest PEP sales office for further information.

## 1.8 Related Publications

- *VMEbus Specifications VME64*
- *IndustryPack*
- *CXC Specification from PEP (Version 1.5 or later)*



### 1.9 Schematic Board Layout






---

 Chapter
 

---

## 2

---

*Functional Description*


---

2.1	VM162/VM172 Block Diagram.....	2-3
2.2	CPU Options .....	2-4
2.3	Memory.....	2-4
2.3.1	DRAM/FLASH.....	2-4
2.3.2	SRAM.....	2-5
2.3.3	Boot ROM (optional).....	2-5
2.3.4	EEPROM.....	2-6
2.4	Communication Controller 68EN360 (QUICC) .....	2-6
2.4.1	Use of 68EN360 Communication Ports .....	2-6
2.4.2	Use of 68EN360 Memory Controller .....	2-7
2.4.3	Use of 68EN360 Interrupt Controller.....	2-7
2.4.4	Use of 68EN360 DMA Channels.....	2-8
2.5	VMEbus Interface.....	2-8
2.5.1	VME Master Interface.....	2-9
2.5.2	System Controller Functions.....	2-10
2.5.3	VME Slave Interface .....	2-11
2.5.4	VME Address Map from the VME Side.....	2-12
2.5.5	VME Control/Status Register.....	2-13
2.6	Board Control Logic .....	2-14
2.6.1	Boot Decoder Logic .....	2-14
2.6.2	Interrupt Control.....	2-14
2.6.3	Bus Timer .....	2-16
2.6.4	Watchdog Timer.....	2-16
2.6.5	Board Control/Status Register.....	2-16
2.7	Special Functions .....	2-18
2.7.1	Real Time Clock .....	2-18
2.7.2	Serial EEPROM .....	2-18
2.7.3	TICK Timer .....	2-18
2.7.4	General Purpose Timer.....	2-18
2.7.5	DMA Transfers.....	2-18
2.7.6	Data Retention for RTC and SRAM .....	2-19
2.7.7	Front Panel Buttons and LED Ports.....	2-19
2.8	Serial Communication Ports .....	2-20
2.8.1	Ethernet/SER4 Port.....	2-21
2.8.2	SER1, SER2 and SER3 Ports .....	2-22




---

2.8.3	TERM Pinouts.....	2-23
2.9	CXC Interface .....	2-24
2.10	IndustryPack (IP) Interface .....	2-30
2.10.1	Overview .....	2-30
2.10.2	Features .....	2-30
2.10.3	Optional IP features, not supported .....	2-30
2.10.4	IP Interface Controller .....	2-31
2.10.5	IP Reset Control.....	2-31
2.10.6	IP Clock Control.....	2-31
2.10.7	IP Interrupt Control.....	2-31
2.10.8	IP Memory Size Control .....	2-32
2.10.9	IP Interface Address Map.....	2-32
2.10.10	Interrupt Control Register .....	2-33
2.10.11	Slot Control Register .....	2-34
2.10.12	Connectors.....	2-35



2.1 VM162/VM172 Block Diagram



## 2.2 CPU Options

By supporting several types of CPUs the VM162/VM172 provides scalable computing power at optimized costs.

The CPU types differ in performance, power requirement and supported functions. Optional on-chip functions are Memory Management Unit (MMU) and Floating Point Unit (FPU).

There are three categories of VM162/VM172 CPU boards. At the top there is the 68060 CPU board which offers 2 to 3 times performance of a the following 68040 CPU board. At the low end there is the CPU 68040V board which is the low cost and also low power version.

The Table below summarizes the differences between the CPU versions:

**Table 2.1: CPU Options**

CPU Type	Freq MHz	MMU	FPU	Integer Performance (Dhrystone)	Floating Point Performance (Wheatstone)	
68060	50	yes	yes	133779	18.28	high performance
68040	33	yes	yes	61255	9.43	standard
68040V	33	yes	no	61255	-	lower cost/low power
68060	66	yes	yes	TBD	TBD	planned

*Note: Performance data based on the same test for all CPU versions of the VM162/VM172 is intended to demonstrate the performance ratio between them.*

The above measurements have been made under the OS-9 operating system version 3.0 with the Ultra-C compiler version 1.3.1.

## 2.3 Memory

### 2.3.1 DRAM/FLASH

DRAM and FLASH memory is combined on a piggyback with addressing capability for up to 64 MBytes each. It provides a fast 32 bit data access with DRAM Burst support. It provides also in-system FLASH programming facility, thus ROM upgrades are easy and cost-effective by simply overwriting existing stored data in FLASH. Hardwired write protection of FLASH can be optionally selected by jumper.

The Table on the following page summarizes the variety of DRAM/FLASH modules present available (refer also to the *Memory Piggybacks* Appendix). Please consult your sales representative for other possible applications.



Table 2.2: DRAM/FLASH Options

Name	DRAM Size	FLASH Size
DM600	4 MByte	1 or 4 MByte
DM601	16 MByte	1 or 4 MByte
DM602	1 MByte	0 or 0.5 or 2 MByte
DM603	32 MByte	1 or 4 MByte
DM604	8 MBytes	1 or 4 MBytes

*Note: DRAM is accessed with a 5-2-2-2 burst cycle at 25 MHz bus clock (68060/50MHz) and with a 6-2-2-2 burst cycle at 33 MHz bus clock (68040(V)/33MHz).*

### 2.3.2 SRAM

The SRAM on the VM162/VM172 is organized in one bank with 16 bit wide data access bus. It is backed by two onboard service-free GoldCaps and optionally via VME StandBy. Additionally, this memory is dual-ported. Users of the VMEbus and the onboard CPU both have access to this memory.

The dual-ported SRAM is soldered directly on the base board available with size of 256 kB or 1 MB.

### 2.3.3 Boot ROM (optional)

The VM162/VM172 Boot ROM is an optional socket device. The sockets support devices up to 512 kB size with a 16 bit wide data access for PLCC EPROMs.

By default, the board's firmware is stored directly in the FLASH on memory piggyback. Thus, the Boot ROM is not mandatory. In case of using a Memory-PB without FLASH or if an application requires the board's firmware to be separated from FLASH then the Boot ROM socket can be used. Whether starting from FLASH or from Boot ROM is selected by jumper.

Supported chips for the Boot ROM:

128Kx8, 256Kx8, 512Kx8 PROM or EPROM, Standard JEDEC Pinning



### 2.3.4 EEPROM

The EEPROM is a non-volatile serial memory device. It provides 2 kbit size and is accessed over the SPI (Serial Peripheral Interface) of the 68EN360.

1 kbit of this EEPROM memory is free for application relevant data whereas the rest of this EEPROM is reserved. This part is used for storing board ID codes, Internet/Ethernet addresses and boot information.

*Note: For more information on the EPROM type, please refer to the XICOR X25C02 data sheet. For EEPROM internal address mapping, also refer to the Programming Chapter in this manual.*

---

## 2.4 Communication Controller 68EN360 (QUICC)

The 68EN360 QUICC (Quad Integrated Communication Controller), serves as an I/O controller/processor on the VM162/VM172. This device is especially optimized for serial communication.

Therefore, it provides a unique internal hardware architecture and supports a variety of communication protocols and operating modes.

In addition, the QUICC is used for some on-board system functions such as DRAM control, Tick generation and address decoding by operating in the so-called companion mode. In this mode its own CPU32 core is disabled whereas all other features including its Communication Processor Module (CPM) are still available.

In terms of communication tasks the QUICC works as a co-processor to the CPU. Its internal communication „hardware“ is built up with a command programmable Communication Processor, 14 dedicated DMA channels, 4 Serial Communication Controllers (SCC), 2 Serial Management Controllers (SMC) and a Time-Slot Assigner (TSA).

Among many others, protocols supported by the SCCs for example are UART, HDLC/SDLC, Apple Talk, Ethernet/IEEE 802.3, X.21 and Signaling System # 7. The Time-Slot Assigner supports building 2 time-domain-multiplexed (TDM) channels to be for instance E1/T1, ISDN Basic/Primary Rate or User Defined.

### **Warning!**

*In the PEP supported BSP's for OS-9 version 3.0, PEP makes sure that the proper initialization sequence for the QUICC is followed. Never change this initialization sequence, as unexpected errors may occur.*

### 2.4.1 Use of 68EN360 Communication Ports

The 68EN360 provides 5 serial ports based on 4 SCCs and 1 SMCs. These multiprotocol serial ports can be physically translated to the different standards due to application specific demands. This translation is very flexible on the VM162/VM172 by using SI- and SC- piggybacks or even CXMs. 5 configured serial ports are available at front panel connectors.



### 2.4.2 Use of 68EN360 Memory Controller

Beside its main purpose which is to provide communication power to the VM162/VM172 the I/O controller 68EN360 is also used for some system integration function. First of all this is DRAM control and global memory decoding. Therefore, the 8 CS lines provided by the 68EN360 memory controller are connected to the different memory types or address areas following the scheme in the following Table.

**Table 2.3: 68EN360 CS Line Connection**

68360 CS Line	Connection
CS0	FLASH
CS1	DRAM
CS2	VMEbus via DMA
CS3	<i>Reserved</i>
CS4	SRAM
CS5	CXC
CS6	RTC
CS7	Board Register

*Note: In order to be compatible with the above configuration, the board initialization described in the Programming Chapter must be closely adhered to.*

### 2.4.3 Use of 68EN360 Interrupt Controller

The 68EN360 internal interrupt controller is one part of the VM162/VM172 interrupt control logic. The 68360 internal interrupt controller provides programmable interrupt vectors for all internal interrupt requests. For detailed description of these interrupts, please refer to the 68EN360 User's Manual.

Additionally, some external signals are connected with 68EN360 dedicated interrupt inputs. Signals at this inputs are processed by the 68EN360 to generate autovector interrupt on fixed levels to the CPU. These signal are summarized below:

**Table 2.4: External Signal Connection**

Signal	Generated Autovector
ABORT/ACFAIL	7
Mailbox	5
SYSFAIL	3
<i>Reserved</i>	2
<i>Reserved</i>	1



*Note: In order to be compatible with the above configuration, the board initialization described in the Programming Chapter must be closely adhered to.*

*VME ACFAIL\* generates a non-maskable autovector level 7 interrupt (NMI) in the same way as the ABORT button. When an ACFAIL\* NMI is detected, it can be differentiated from an ABORT by reading bit 1 of the Board Configuration Register.*

#### 2.4.4 Use of 68EN360 DMA Channels

The 68EN360 includes altogether 14 DMA channels which are dedicated to the communication ports (SDMA) and 2 independent DMA channels (IDMA). With the IDMAs memory to memory transfers are possible with any combination of onboard and A24/D16 VME addresses.

*Note: In order to be compatible with CPU VME and DMA VME transfers, the board initialization described in the Programming Chapter must be closely adhered to.*

---

### 2.5 VMEbus Interface

The VM162/VM172 has a complete VMEbus Master interface with arbiter, system clock driver, power monitor with system reset driver, IACK daisy chain driver and a 7-level VMEbus interrupt handler.

The VM162/VM172 VMEbus Master interface supports A32, A24 and A16 addressing modes in any combination with D32, D16 and D8 data bus width.

Arbitration is single level FAIR on BR3. Used as system controller the board has to be placed in slot 1 of the VMEbus backplane (furthest left slot).

VMEbus system signals ACFAIL\* and SYSFAIL\* are processed by the VM162/VM172 to autovector interrupt requests (see also the *Use of 68EN360 Interrupt Controller* Section).

In addition, the board provides also a VMEbus Slave interface which consists of a dual-ported RAM with programmable board address and a mailbox interrupt facility.



## 2.5.1 VME Master Interface

### 2.5.1.1 Supported Data Transfer Types (VMEbus AM Codes)

The VM162/VM172 supports three addressing modes which are A32, A24 and A16. The following AM codes according to the standard for VME64 are supported by the VM162/VM172.

**Table 2.5: External Signal Connection**

AM Code (Hex)	Function
3E	A24 supervisory program access
3D	A24 supervisory data access
3A	A24 non-privileged program access
39	A24 non-privileged data access
2D	A16 supervisory access
29	A16 non-privileged access
1F - 18	<i>User Defined</i>
17 - 10	<i>User Defined</i>
0E	A32 supervisory program access
0D	A32 supervisory data access
0A	A32 non-privileged program access
09	A32 non-privileged data access

*Note: For the user-defined codes 1F - 18 and 17 - 10, there are A24/D16 cycles generated by the VM162/VM172.*



### 2.5.1.2 VME Address Map

The various combinations of addressing modes and data bus sizes are selected on different address areas within the address map of the CPU. The corresponding AM codes are generated according to the Table below.

**Table 2.6: Generated AM Codes**

VME AM Code	VME Cycle Type	Size (HEX)	VME Address Range (HEX)	CPU Address Range (HEX)
0E/0D/0A/09	A32/D32	512 MByte	00 00 00 00 - 1F FF FF FF	A0 00 00 00 - BF FF FF FF
0E/0D/0A/09	A32/D16	256 MByte	00 00 00 00 - 0F FF FF FF	90 00 00 00 - 9F FF FF FF
3E/3D/3A/39	A24/D32	16 MByte	xx 00 00 00 - xx FF FF FF	8F 00 00 00 - 8F FF FF FF
3E/3D/3A/39	A24/D16	16 MByte	xx 00 00 00 - xx FF FF FF	87 00 00 00 - 87 FF FF FF
2D/29	A16/D32	64 kByte	xx xx 00 00 - xx xx FF FF	8D 00 00 00 - 8D 00 FF FF
2D/29	A16/D16	64 kByte	xx xx 00 00 - xx xx FF FF	85 00 00 00 - 85 00 FF FF

*Note: The A32 VME addressing modes begin at VME offset 0, independent of their location within the CPU address map.*

*Supervisor/use or program/data AM codes are generated, dependent on the type of CPU access that is running.*

## 2.5.2 System Controller Functions

### 2.5.2.1 Automatic First-Slot Detection

During power-up, the VM162/VM172 automatically detects if the board is placed in the far left slot of the system. If so, it acts automatically as the system controller.

**Note:** This information is stored in the FSD (First Slot Detection) bit within the VMEbus Control/Status register.

### 2.5.2.2 SYSCLK\* Generator

The VMEbus SYSCLK\* driver of the VM162/VM172 is controlled directly by the FSD bit. That means, if the board has detected itself as system controller it will automatically drive SYSCLK\* to the VMEbus. If it has detected not to be system controller its SYSCLK\* driver is automatically disabled.

*Note: The system integrator has to ensure that there is only one SYSCLK driver active for the whole system. This is especially important where boards with jumper enabled SYSCLK drivers are mixed with VM162/VM172 boards.*



### 2.5.2.3 SYSRES\* Generator

The VM162/VM172 contains a power monitor which generates on-board system reset signal after the on-board voltage falls below 4.65 V. This on-board system reset can also drive VME SYSRES\*. If the VM162/VM172 is not intended to drive VME SYSRES\*, the signal can be disconnected using a jumper.

*Note: In contrast to SYSCLK\*, which may be driven by one board in the system, SYSRES\* may be driven more than once in a system.*

*SYSRES\* originating from another power monitor within the system always resets the VM162/VM172.*

### 2.5.2.4 VMEbus Monitor

The VM162/VM172 also provides a bus monitor for the VMEbus. A 128  $\mu$ s timeout timer monitors VMEbus data transfer cycle lengths and generates a VMEbus BERR\* signal for error termination. This timer is enabled/disabled via the VME Control/Status Register, which also supplies a timeout status bit in order to identify bus errors generated by the VMEbus monitor.

## 2.5.3 VME Slave Interface

### 2.5.3.1 Dual-Ported RAM

The VM162/VM172 provides 256 kByte or 1 MByte of on-board SRAM which is dual-ported between the CPU and VMEbus. Read-Modify-Write cycles (TAS instruction used for semaphores) are supported in any direction.

The location of the dual ported SRAM as seen from VME is programmable via the VME Control/Status Register. There are 16 different base addresses possible with separate enable/disable functions all located in VME A23/D16 space.

*Note: The lowest 8 kByte of the dual-ported SRAM is reserved for generating mailbox interrupts.*

### 2.5.3.2 Mailbox Interrupt

An external VMEbus master may interrupt the VM162/VM172 by setting the corresponding mailbox interrupt bit. This bit called P\_IRQ5 is placed within the VME Control/Status Register. Setting this bit generates an autovector 5 interrupt on the CPU. Typically, the on-board CPU resets P\_IRQ5 during processing the corresponding interrupt service routine.

#### Notes:

*The complete VME Control/Status Register can be read also from an external VMEbus Master. It is addressed on every odd address of the lowest 8 kByte block of the VME board address. Only the mailbox interrupt P\_IRQ5 can, however, be set; all other bits are write protected from the VME.*

*As the P\_IRQ5 bit is located at bit 7 of the register, it can be directly used as a semaphore due to the fact that Read-Modify-Write access is supported.*

*Although the VM162/VM172 cannot access itself via the VMEbus, setting the mailbox interrupt bit on the local side also generates the interrupt to the CPU.*

### 2.5.4 VME Address Map from the VME Side

The Table below shows the VME board address map for external Master access dependent on the setting of the board address bits within the VME Control/Status Register.

**Table 2.7: VME Address Map**

Board Address Bits BADR[3-0]	Board VME Base Address (HEX)	Mailbox Interrupt Reg. Address Range (HEX)	Dual-ported SRAM Address Range (HEX)
0	00 00 00	00 00 00 - 00 1F FF	00 20 00 - 0F FF FF
1	10 00 00	10 00 00 - 10 1F FF	10 20 00 - 1F FF FF
2	20 00 00	20 00 00 - 20 1F FF	20 20 00 - 2F FF FF
3	30 00 00	30 00 00 - 30 1F FF	30 20 00 - 3F FF FF
4	40 00 00	40 00 00 - 40 1F FF	40 20 00 - 4F FF FF
5	50 00 00	50 00 00 - 50 1F FF	50 20 00 - 5F FF FF
6	60 00 00	60 00 00 - 60 1F FF	60 20 00 - 6F FF FF
7	70 00 00	70 00 00 - 70 1F FF	70 20 00 - 7F FF FF
8	80 00 00	80 00 00 - 80 1F FF	80 20 00 - 8F FF FF
9	90 00 00	90 00 00 - 90 1F FF	90 20 00 - 9F FF FF
A	A0 00 00	A0 00 00 - A0 1F FF	A0 20 00 - AF FF FF
B	B0 00 00	B0 00 00 - B0 1F FF	B0 20 00 - BF FF FF
C	C0 00 00	C0 00 00 - C0 1F FF	C0 20 00 - CF FF FF
D	D0 00 00	D0 00 00 - D0 1F FF	D0 20 00 - DF FF FF
E	E0 00 00	E0 00 00 - E0 1F FF	E0 20 00 - EF FF FF
F	F0 00 00	F0 00 00 - F0 1F FF	F0 20 00 - FF FF FF

**Note:** All of the possible board address ranges are located in VME A24/D16 addressing mode. It is enabled for supervisor/user data access in accordance to AM codes 3D and 39.



### 2.5.5 VME Control/Status Register

The VME Control/Status Register is a one byte wide register with read/write access at default address CD 00 00 05 (HEX).

	7	6	5	4	3	2	1	0
CS7 + \$5	P_IRQ5	EN_DPR	EN_BERR2	FSD	BADR3	BADR2	BADR1	BADR0

*Note: All bits except bit 4 (First Slot Detection) are cleared after reset. The firmware of the board initializes some of them at startup according to the default parameters stored in the EEPROM.*

#### Register Description

Name	Value	Reset (HW)		Reset PEP (SW)		Description
		Slot 1	Other	Slot 1	Other	
P_IRQ5 <i>bit 7</i>	1	0	0	0	0	Pending mailbox IRQ
EN_DPR <i>bit 6</i>	1	0	0	Value stored in EEPROM		Dual-port RAM (inc. mailbox IRQ) for VME requester enabled. Base address fixed using BADRx bits
EN_BERR2 <i>bit 5</i>	1	0	0	1	0	Enable bus monitor timer, all VME cycles, timeout after 128µs
FSD <i>bit 4</i>	1	1	0	1	0	VMEbus 'First Slot Detection' flag, system controller
BADR3 - BADR0 <i>bits 3-0</i>		0	0	Value stored in EEPROM		VME address location of dual-ported RAM. Equivalent to VME address lines A23-A20, programmable from \$0-\$F in 1 MByte windows, enabled with EN_DPR

*Note: All bits are cleared during a reset. FSD is set dependent on the slot position of the board in the system. The board's firmware initializes EN\_DTR, EN\_BERR2 and BADR[3-0] during startup following default parameters stored in the serial EEPROM.*



## 2.6 Board Control Logic

### 2.6.1 Boot Decoder Logic

The VM162/VM172 gives the user the choice to execute startup procedures from three different memory areas. These are FLASH (default on the memory Piggyback), or the optional Boot ROM or memory on the VMEbus. The boot device/memory is selected by jumpers.

The boot decoder logic redirects the initial CPU access which is always starting at address 0 (HEX) to the boot device according to the boot jumper setting. The boot device is switched automatically to its default address area after the first access on it with its default address.

For more details, please refer to the *Programming* Chapter in this manual.

**Notes:** *If VMEbus memory is selected to be the default boot device, it must be located at VME base address 0 (HEX) in A24/D16 address space for supervisory program/data access (AM codes 3E, 3D).*

*If FLASH or VMEbus memory is selected to be the boot device, the optional Boot ROM can be used as a standard ROM for storing program, data or application specific parameters.*

### 2.6.2 Interrupt Control

The interrupt control logic processes internal interrupt requests (68EN360), together with external requests (VME) and external autovectored interrupt requests. The interrupt control logic is built up using the 68EN360 internal interrupt controller for QUICC internal 68EN360 and a seven level VMEbus interrupt handler with the corresponding mask register.

#### 2.6.2.1 Internal Requests

Internal requests are related to all interrupt requests caused by the 68EN360 sources, including the 68EN360 system integration functions (watchdog timer, periodic interrupt timer) and the communication processor module (RISC controller, timers, DMAs, SCCs and so on). For more information, please refer to the 68EN360 User's Manual.

In order to avoid conflicts regarding interrupt levels, it is recommended to use IRQ level 4 for 68EN360 CPU internal requests and IRQ level 6 for 68EN360 SIM60 internal requests.

**Note:** *The four IRQ lines specified by CXC are supplied by the 68EN360 Port C lines and are, therefore, also processed as internal requests (PC0, 1, 2, 3).*



### 2.6.2.2 External Autovectored Interrupt Requests

Autovectored interrupts are all generated via the 68EN360 pins for external interrupt sources. They are summarized in the table below. Care must be taken that the relevant 68EN360 register is initialised with respect to the wiring (see also the *Programming* chapter in this manual).

**Table 2.8: External Autovectored Interrupts**

Source	68EN360 Pin	Autovector
ABORT/ACFAIL	IRQ7	7
TICK	IRQ6	6
Mailbox IRQ	IRQ5	5
SYSFAIL	IRQ3	3

### 2.6.2.3 VME Interrupt Mask Register

The VME Interrupt Mask Register is a one byte wide register with read/write access situated at default address CD 00 00 01 (HEX). All bits are cleared after reset.

	7	6	5	4	3	2	1	0
CS7 + \$1	EN_IRQ7	EN_IRQ6	EN_IRQ5	EN_IRQ4	EN_IRQ3	Reserved	Reserved	SYSFAIL

*Note: The firmware of the board initializes this register using the default parameters stored in the EEPROM.*

#### Register Description

Name	Value	Description
EN_IRQ7	1	Enable VME IRQ7
EN_IRQ6	1	Enable VME IRQ6
EN_IRQ5	1	Enable VME IRQ5
EN_IRQ4	1	Enable VME IRQ4
EN_IRQ3	1	Enable VME IRQ3
EN_IRQ2	1	Enable VME IRQ2
EN_IRQ1	1	Enable VME IRQ1
SYSFAIL	1	Enable VME SYSFAIL IRQ



### 2.6.3 Bus Timer

The VM162/VM172 provides an 128µs timeout timer which monitors the cycle lengths of on-board data transfers, including on-board I/O, CXC, IndustryPack, dual-ported SRAM and some VME. After a timeout occurs, it generates an on-board BERR signal for error termination.

This timer is enabled / disabled via the Board Control/Status Register, which also supplies a timeout status bit in order to identify bus errors generated by the on-board bus error timer.

*Note: During VMEbus cycles, the on-board bus error timer is reset as soon as the VM162/VM172 gains VMEbus ownership. This means that the time gap between a VMEbus request and the start of a VMEbus cycle is monitored by the on-board Bus Timer. VMEbus cycles themselves are monitored by the separate VME Bus Monitor.*

### 2.6.4 Watchdog Timer

A 512ms watchdog timer is also provided by the VM162/VM172. Once enabled via the Board Control/Status Register, the watchdog timer cannot be reset by software. It must be re-triggered via the corresponding bit in the Board Control/Status Register periodically within the timeout period.

'Watchdog timer running' is a status that is displayed by the yellow front panel LED. At timeout, the watchdog timer triggers the on-board system reset.

*Note: If the board's VME SYSRES\* jumper is set, the watchdog timer can reset the whole of the VME system.*

### 2.6.5 Board Control/Status Register

The Board Control/Status Register is a one byte wide register with read/write access at default address CD 00 00 07 (HEX).

	7	6	5	4	3	2	1	0
CS7 + \$7	WDG	BERR2	BERR1	EN_WDG	TR_WDG	EN_BERR1	ACFAIL	LED_G

*Note: Information may be lost if the user writes to bit 7.*



## Register Description

Name	Value	Access	Description
WDG <i>bit 7</i>		Read/Write	Set by watchdog timer when timeout has been reached. Used to differentiate between resets caused by the watchdog and resets caused by the reset button (power up resets can be identified within the 68EN360).
BERR2 <i>bit 6</i>		Read/Write	Set by VMEbus BUS monitor when timeout has been reached. Used to identify BERR caused by this timer (see also VMEbus Control/Status Register).
BERR1 <i>bit 5</i>		Read/Write	Set by on-board bus error timer when timeout has been reached. Used to identify BERR caused by this timer.
EN_WDG <i>bit 4</i>	1	Read/Write	Enable the watchdog timer. It can only be set once, and remains enabled until the next reset.
TR_WDG <i>bit 3</i>	1	Read/Write	Triggers the watchdog timer. Watchdog timeout=512ms.
EN_BERR1 <i>bit 2</i>	1	Read/Write	Enables the on-board bus error timer. It also monitors all on-board I/O cycles, including the time from the VMEbus request to the VMEbus grant. Timeout=8µs.
ACFAIL <i>bit 1</i>	1	Read/Write	VME ACFAIL signal latched when active in order to distinguish between a level 7 NMI from an ABORT or ACFAIL.
LED_G <i>bit 0</i>	1	Read/Write	Enables the green 'general purpose' front panel LED.



## 2.7 Special Functions

### 2.7.1 Real Time Clock

The RTC (V3021 3-wire serial interface) is a 1-bit device which is accessible over the CS6 of the 68EN360. Its timekeeping features include:

- *seconds, minutes, hours, day of month, month, year, week day and week number in BCD format.*
- *leap year and week number correction.*
- *standby supply smaller than 1 $\mu$ A.*

For more details, please refer to the *Programming* Chapter in this manual and the V3021 data sheet.

### 2.7.2 Serial EEPROM

The serial EEPROM is a 1-bit device which is accessible over the SPI Interface (3-wire Interchip) of the 68EN360. The first half of the EEPROM (1 kbit) is reserved for factory data, including Board ID codes, Internet/Ethernet addresses, boot information etc. The second half of the EEPROM is available for the user. See also the *Programming* Chapter in this manual.

*For more information on the EEPROM, please refer to the XICOR X25C02 data sheet.*

### 2.7.3 TICK Timer

The 68EN360 internal Periodic Interrupt Timer is used by the PEP supported real-time operating systems as TICK generator.

*For more information, please refer to the 68EN360 User's Manual.*

### 2.7.4 General Purpose Timer

There are four 16-bit general purpose timers available which are provided by the 68EN360. Two pair of timers can cascaded internally or externally to form two 32-bit timers. Maximum period is 8.1s at 33MHz with a resolution of 30ns.

*For more information please refer to the 68EN360 User's Manual.*

### 2.7.5 DMA Transfers

There are two independant fully programmable DMA channels available which are provided by the 68EN360. These IDMA provide 32-bit address and 32-bit data capability together with 32-bit byte transfer counters. Fixed and rotating priority as well as single buffer, auto buffer or buffer chaining is supported by the DMAs. With the IDMA memory to memory transfers are possible with any combination of onboard and A23/D16 VME addresses.

*For more information please refer to the 68EN360 User's Manual.*



## 2.7.6 Data Retention for RTC and SRAM

Short term data retention for RTC and SRAM is gained with two Gold-Caps, each with a value of 0.22 Farad. In contrast to Lithium cells, Gold-Caps do not require servicing. This short term backup is intended for short power failures or for reconfiguring systems. An empty Gold-Cap needs approximately three hours to charge up, with backup times dependant on the temperature, memory size and memory manufacturer tolerances. A well charged Gold-Cap provides a minimum of 10 hours backup time.

Laboratory tests at PEP indicate a typical backup time of 1 week for both 256kB and 1MByte SRAM plus RTC (typical onboard backup current is 2  $\mu$ A).


Long term data retention is made via the VMEbus 5V Stby line. With respect to the VM162/VM172, this voltage can drop to 2.5V, with the typical current via the 5V Stby being 30 $\mu$ A at 3V.

**Notes:** *The VM162/VM172 board can be removed from the system and plugged in again without losing any information. Data retention switches from the VME 5V Stby to the on-board Gold-Caps automatically.*

*The on-board Gold-Caps are continuously reloaded via the 5V Stby line. The 5V Stby current is typically 7mA for a few minutes when the Gold-Caps are at the beginning of the loading phase (fully discharged).*

## 2.7.7 Front Panel Buttons and LED Ports

Figure 2.1 LED Port and Button Location



### 2.7.7.1 RESET/ABORT Button

A RESET button is fitted to the front panel to avoid false operation. The RESET button triggers the on-board system reset generator, as well as the VME if jumper J2 is set.

Together with the RESET button, an ABORT button is also fitted to the front panel. The ABORT button generates a level 7 IRQ (non-maskable interrupt) which is used for debugging purposes. In this case, bit 1 of the Board Control/Status Register is not set (remains '0').

### 2.7.7.2 LED Port

The front panel LED port consists of three LEDs with the following functions:

*Red LED*                      *CPU in HALT or RESET status.*

*Yellow LED*                      *Watchdog timer running status.*

*Green LED*                      *General purpose, set via Board Control/Status Register.*


The green LED is free to be used by the customer. It is set by the software during startup when the 68EN360 is initialized.



## 2.8 Serial Communication Ports

The 5 serial ports of the VM162/VM172 are based on the 4 SCCs and 1 SMCs of the 68EN360. These multiprotocol serial ports can be physically translated to the different standards due to application specific demands. A view of the range of front panels available for the VM162/VM172 can be found in Figure 1.1 of this manual.

Figure 2.2 MC68EN360 Channel Assignment



This translation between the 'raw' 68EN360 signals and ready configured port on the front panel is very flexible on the VM162/VM172 by using SI and SC piggybacks or even CXMs. 5 configured serial ports are available on the front panel connectors.

The Table on the following page shows the availability of the various logical serial ports on the internal interfaces for physical configuration.



Table 2.9: Serial Communication Port Configuration

68EN360 Resource	Dedicated Function	Configured via	Physical Standards	Port Name on Front Panel
SCC1	Ethernet/Fieldbus	SI6-PB	10Base2 10Base5 10BaseT Isol. RS485	SER4
SCC2	-	SC-PB1 or CXM	RS232 (optoisolated) RS485 (optoisolated)	SER1
SCC3	-	SC-PB2 or CXM	RS232 (optoisolated) RS485 (optoisolated)	SER2
SCC4	-	SC-PB3 or CXM	RS232 (optoisolated) RS485 (optoisolated)	SER3
SMC1	Terminal Port	Default	RS232	TERM

*Note:* For applications where D-Sub connectors are preferred rather than the default RJ45 connector, a front panel is available whereby all serial ports can be connected via mini D-Sub connectors.

### 2.8.1 Ethernet/SER4 Port

If a network interface such as Ethernet or a fieldbus is required, the most upper port on the front panel can be used. This port based on SCC1 of the 68360 is physically configured by a so-called SI Piggyback.

SI Piggybacks are available at the moment for the 3 standard Ethernet versions 10Base5 (AUI), 10Base2 and 10BaseT. Additionally, an isolated RS485 interface is available with 9-pin D-Sub frontpanel connector which is especially designed for Fieldbus applications available as well as a standard RS232 interface. for more information, please refer to the *SI Piggyback* Appendix in this manual.



**2.8.2 SER1, SER2 and SER3 Ports**

The three serial ports, based on the SCC2, SCC3 and SCC4 lines of the 68EN360, are configured by default as RS232 ports. They support full modem handshake and can be re-configured by other piggybacks in the SC product line. These ports are usually used for communication between systems or to subsystems/modems.

In addition, the signals of SCC2, SCC3 and SCC4 are routed to the CXC. This is mainly useful for physical adaptations where the application requirements cannot be met using SC piggybacks.

**SER1, SER2 and SER3 Pinouts**

*RJ45 Connector*

Pin	Signal
1	DSR
2	RTS
3	GND
4	TxD
5	RxD
6	DCD
7	CTS
8	DTR

*Mini D-Sub Female Connector*

Pin	Signal
1	DCD
2	RxD
3	TxD
4	DTR
5	GND
6	DSR
7	RTS
8	CTS
9	N/C

*N/C: Not Connected*



### 2.8.3 TERM Pinout

The port based on the SMC is fixed to RS232 interfaces. This port supply RxD/TxD interfaces with software handshake (XON/XOFF) capability. Usually, this port is used as terminal/debug port.

#### *RJ45 Connector*

Pin	Signal
1	N/C
2	N/C
3	GND
4	TxD
5	RxD
6	N/C
7	N/C
8	DTR

#### *Mini D-Sub Female Connector*

Pin	Signal
1	N/C
2	RxD
3	TxD
4	N/C
5	GND
6	N/C
7	N/C
8	N/C
9	N/C

*N/C: Not Connected*



## 2.9 CXC Interface

The Controller Extension Connector (CXC) is a local mezzanine interface. The CXC contains a 16-bit data bus, 7 address lines and 8 decoded chip select lines. In total, there are 8 control signals. The base address of the CXC can be programmed via the CS5 line of the 68EN360. The 8 CXC chip selects (CXC\_CS0 - CXC\_CS7) occupy 256 Bytes each and have an address length of 400H (512 Bytes).

Furthermore, the CXC contains 4 IRQ capability (4 edge sensitive IRQs), DMA capability (1 channel, DREQ + DACK), serial ports (3 channels, Full MODEM) and a set of parallel port signals. These special CXC functions are based on the 68EN360 resources.

For general CXC information, including generic pinouts and a comparison of the 68(EN)360 and 68302 CPU pinouts on the CXC, please refer to the CXC Specification User's Manual and the *CXC Appendix* attached to this manual.

**Table 2.10: CXC Pinouts using the 68(EN)360**

Pin	Row A Signals	Row B Signals	Row C Signals
1	PC0/_RTS1/L1ST1	PA8/CLK1/BRGO1/L1RCLKA/TIN1	PB6/SMTXD1/_DONE1
2	PC1/_RTS2/L1ST2	PA10/CLK3/BRGO2/L1TCLKA/TIN2	PB5/BRGO2/_DACK1
3	PC2/_RTS3/_L1RQB/L1ST3	GND	PB4/BRGO1/_DREQ1
4	PC3/_RTS4/_L1RQA/L1ST4	PA3/TXD2	PB11/SMRXD2/L1CLKOA
5	PB0/_SPISEL/_RRJCT1	PB13/_RTS2/L1ST2	PA14/CLK7/BRGO4/TIN4
6	PB1/SPICLK/_RSTRT2	GND	PA15/CLK8/_TOUT4/L1TCLKB
7	VCC	PB15/_RTS4/_L1RQA_L1ST4	VCC
8	PB2/SPIMOSI(SPITXD)/_RRJCT2	PC11/_CD4/_L1RSYNCA	PA7/TXD4/L1RXDA
9	PB3/SPIMISO(SPIRXD)/BRGO4	GND	PA6/RXD4/L1TXDA
10	PB8/_SMSYN1/_DREQ2	PA2/RXD2	PB7/SMRXD1/_DONE2
11	PB16/BRGO3/STRBO	PB10/SMTXD2/L1CLKOB	PC9/_CD3/_L1RSYNCB
12	PB9/_SMSYN2/_DACK2	GND	PB14/_RTS3/_L1RQB/L1ST3
13	PB17/_RSTRT1/STRBI	PC6/_CTS2	PC8/_CTS3/_L1TSYNCB/SDACK2
14	VCC	PC7/_CD2/_TGATE2	VCC
15	_CS-CXC (CS5 of 68360)	GND	PA12/CLK5/BRGO3/TIN3
16	_AS	PC10/_CTS4/_L1TSYNCA/_SDACK1	PA13/CLK6/_TOUT3/L1RCLKB/BRGCLK2
17	R/_W	_SYSR	PA5/TXD3/L1RXDB
18	_UDS	GND	PA4/RXD3/L1TXDB
19	_LDS	_EDTACK	VCC
20	VCC	16 MHz CLOCK	_CXC-CS2
21	A1	GND	_CXC-CS3
22	A2	_CXC-CS0	_CXC-CS4
23	A3	_CXC-CS1	_CXC-CS5
24	A4	GND	_CXC-CS6
25	A5	A6	_CXC-CS7
26	VCC	A7	VCC
27	D0	GND	D10
28	D1	D6	D11
29	D2	D7	D12
30	D3	GND	D13
31	D4	D8	D14
32	D5	D9	D15





CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
IRQ_1	a1	Yes	PC0	
IRQ_2	a2	Yes	PC1	
IRQ_3	a3	Yes	PC2	
IRQ_4	a4	Yes	PC3	

CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
DMA_ACK	c2	Yes	PB5	
DMA_REQ	c3	Yes	PB4	

CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
SER1_RCLK	b1	Yes	PA8	
SER1_TCLK	b2	Yes	PA10	
SER1_TXD	b4	Yes	PA3	
SER1_RXD	b10	Yes	PA2	
SER1_RTS	b5	Yes	PB13	
SER1_DTR	a13	Yes	PB17	
SER1_CTS	b13	Yes	PC6	
SER1_CD	b14	Yes	PC7	

CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
SER2_RCLK	c16	Yes	PA13	Cannot be used if J6 is set <i>See note 3</i>
SER2_TCLK	c15	Yes	PA12	
SER2_TXD	c17	Yes	PA5	
SER2_RXD	c18	Yes	PA4	
SER2_RTS	c12	Yes	PB14	
SER2_DTR	a11	Yes	PB16	
SER2_CTS	c13	Yes	PC8	
SER2_CD	c11	Yes	PC9	

CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
SER3_RCLK	c6	Yes	PA15	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_TCLK	c5	Yes	PA14	
SER3_TXD	c8	Yes	PA7	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_RXD	c9	Yes	PA6	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_RTS	b7	Yes	PB15	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_DTR	a12	Yes	PB9	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_CTS	b16	Yes	PC10	Not usable if SI-Module uses SCC4 <i>See note 4</i>
SER3_CD	b8	Yes	PC11	Not usable if SI-Module uses SCC4 <i>See note 4</i>



CXC Function	Pin Nr.	68302 HW Compatible	68(EN)360 Port	Comment
<i>user defined</i>	a5	No	PB0	Used on board SPI SEL for EEPROM. Cannot be used on CXC <i>See note 2</i>
	a6	No	PB1	SPI Clk: can be used if an 'SPI SEL' other than PB0 is used
	a8	No	PB2	SPI TxD: can be used if an 'SPI SEL' other than PB0 is used
	a9	No	PB3	SPI RxD: can be used if an 'SPI SEL' other than PB0 is used
	a10	No	PB8	<i>See 68360 User Manual</i>
	b11	No	PB10	Used on board SMC2 (Transmit) <i>See note 1</i>
	c1	No	PB6	Used on board SMC1 (Transmit) <i>See note 1</i>
	c4	No	PB11	Used on board SMC2 (Receive) <i>See note 1</i>
	c10	No	PB7	Used on board SMC1 (Receive) <i>See note 1</i>

**Notes:****Reserved Pins**

- 1) On a standard VM162/VM172 board, these signals are already used for UART ports at BU7 and BU8.
- 2) On a standard VM162/VM172 board, these signals are used for SPI to which the EEPROM is already connected. PB0 is chip select of the EEPROM.
- 3) On PA13, a 24 MHz clock signal is routed via jumper J11. This signal is always needed for PEP standard software (serial drivers).

**Dual Functioning Signal Pins**

- 4) These signals are routed both to the base board SI Interface connector (ST5C) and the CXC connector and can only be used by one or the other and not both at the same time.

Due to this, a conflict exists if the SCC4 port is to be used with the SI232 piggyback and CXC boards (such as CXM-SIO3), as both boards access this port. The SCC4 port can, therefore, not be used at the same time by SI piggybacks and CXC boards.



The CXC ports SER1, SER2 and SER3 are equivalent to ports SCC2, SCC3 and SCC4 resp. on the 68xx360.

With regard to special CXC capabilities, the CXC pinout on the VM162/VM172 has been developed to provide maximum compatibility between the standard CXC functions. In addition, all signals are available in order to configure 2 time division multiplexed channels via the CXC (ISDN, PCM, GCI and so on). Multi-function pins with incompatible functions with regard to the 68302 and 68EN360 (called user defined in the generic CXC specification) are not part of the VM162/VM172 CXC specification.

Although the SMCs are configured on the base board, these ports are also integrated on the CXC. This is because of possible ISDN applications where SMCs can be integrated and other protocols supported by the 68EN360.

*Note: If the RCLK2 signal (CXM pin c16) is required, jumper J11 (24 MHz clock) must be opened and the serial drivers delivered by PEP modified.*



Table 2.11: Further Explanation of 68(EN)360 Mnemonics

Group	Signal Name	Row B Signals	Row C Signals
SCC	Receive Data	RXD4-RXD1	Serial receive data input to the SCCs ( <i>I</i> )
	Transmit Data	TXD4-TXD1	Serial transmit data output from the SCCs ( <i>O</i> )
	Request to Send	_RTS4-_RTS1	Request to send outputs indicate that the SCC is ready to transmit data ( <i>O</i> )
	Clear to Send	_CTS4-_CTS1	Clear to send inputs indicate to the SCC that data transmission may begin ( <i>I</i> )
	Carrier Detect	_CD4-_CD1	Carrier detect inputs indicate that the SCC should begin reception of data ( <i>I</i> )
	Receive Start	_RSTR1	This output from SCC1 identifies the start of a receive frame. Can be used by an Ethernet CAM to perform address matching ( <i>O</i> )
	Receive Reject	RRJCT1	This input to SCC1 allows a CAM to reject the current Ethernet frame after it determines the frame address did not match ( <i>I</i> )
	Clocks	CLK8-CLK1	Input clocks to the SCCs, SMAs, SI and the baud rate generators ( <i>I</i> )
IDMA	DMA Request	_DREQ2-_DREQ1	A request (input) to an IDMA channel to start an IDMA transfer ( <i>I</i> )
	DMA Acknowledge	_DACK2-_DACK1	An acknowledgement (output) by the IDMA that an IDMA transfer is in progress ( <i>O</i> )
	DMA Done	_DONE2-_DONE1	A bidirectional signal that indicates the last IDMA transfer in a block of data ( <i>I/O</i> )
TIMER	Timer Gate	_TGATE2-_TGATE1	An input to a timer that enables/disables the counting function ( <i>I</i> )
	Timer Input	TIN4-TIN1	Time reference input to the timer that allows it to function as a counter ( <i>I</i> )
	Timer Output	_TOUT4-_TOUT1	Output waveform (pulse or toggle) from the timer as a result of a reference value being reached ( <i>O</i> )
SPI	SPI Master-In Slave-Out	SPIMISO	Serial data input to the SPI master ( <i>I</i> ); serial data output from an SPI slave ( <i>O</i> )
	SPI Master-Out Slave-In	SPIMOSI	Serial data output from the SPI master ( <i>O</i> ); serial data input to an SPI slave ( <i>I</i> )
	SPI Clock	SPICLK	Output clock from the SPI master ( <i>O</i> ); input clock to the SPI slave ( <i>I</i> )
	SPI Select	_SPISEL	SPI slave select input ( <i>I</i> )



## 2.10 IndustryPack (IP) Interface

### 2.10.1 Overview

The VM162/177 interface up to two IndustryPacks (IPs, referred as IPa and IPb). The implementation of the IP interfaces is according to the VITA-4 standard for IP modules.

The VM162/177 (referred also as “IP-Carrier“ in this chapter) interfaces the two IP slots through a programmable IP controller.

Through this controller a lot of operating functions can be controlled individually per slot. For example, IP bus speed, interrupt priority, memory space, Reset etc. can be programmed individually per IP slot. The base addresses for the different IP address spaces like I/O, ID and memory space are fixed within the address map.

### 2.10.2 Features

- up to standard IPs or 1 double-sized IP
- supports I/O, ID, Memory and Interrupt Acknowledge cycles
- supports 8-bit and 16-bit IP cycles
- IP slot control register, set of two per IP slot
- programmable IP bus speed 8 or 32 MHz
- individual IP bus speed per slot
- 2 interrupts per IP, programmable level from 1 to 7
- up to 8 MB linear memory space per IP, programmable
- separate buffers for each IP slot for data, clock and control signals
- overload protection (fuse), separate per IP slot

### 2.10.3 Optional IP features, not supported

- 32-bit IP cycle
- DMA transfer (compelled DMA)

*Note: Since the VM162/177 provides two independant DMA channels which can also be used for memory-to-memory transfere all over the board, these DMAs can also be used to transfer data to the IPs. From the IPs point of view these transfers do not differ from cycles initiated by the CPU.*



#### 2.10.4 IP Interface Controller

The IP interface controller builds the bridge between the local CPU and the IP bus. Therefore, it synchronizes IP bus cycles with CPU cycles and performs the corresponding bus protocols.

Besides, the IP interface controller provides a set of two control registers. Each set is dedicated to one IP slot. With these control registers reset, interrupt control, bus speed and memory space can be controlled individually for each IP slot.

Electrically, the IP interface controller consists of a FPGA and external high performance buffers for IP bus and control signals.

#### 2.10.5 IP Reset Control

By setting/resetting bit 4 of the IP slot control register an IP module can be enabled or disabled at any time. The Reset Control Bit reflects directly the status on the reset line (low active).

*Note: After a board reset (e. g. power up, VME SYSRES, Watchdog) the IP reset line becomes active by default (low active). Therefore, the Reset Control Bit has to be set to 1 in advance to further operations with the IP module.*

#### 2.10.6 IP Clock Control

After a board reset the IP clock is set to 8 MHz by default. After detecting that the assembled IP module supports also 32 MHz (by reading information stored within the module's ID PROM) the IP clock can be switched to 32 MHz by setting bit 5 of the IP slot control register.

On the IP interface controller there are implemented in parallel separate clock generators and state machines for the different IP bus speeds. Therefore, each IP slot can operate at its individual bus speed.

#### 2.10.7 IP Interrupt Control

Both IP IRQ lines INT0 and INT1 can be used to generate interrupt requests. By programming the IRQ level bits the interrupt priority of the corresponding IP slot can be selected in a range of 1 to 7 (low-to-high priority).

Each IP slot provides two interrupt request lines per definition. Both IRQ lines INT0 and INT1 are supported per slot by the IP interface controller but, for selecting IRQ priority there are the following restrictions.

-> INT1 IRQ priority can be set only to level 1, 3, 5 or 7.

-> INT0 IRQ priority can be set only to level 2, 4 or 6.

If both IP slots use the same IRQ level, IP slot a has automatically a higher priority than IP slot b.

*Note: A separate Interrupt Enable bit for each INT must be set before any IP interrupt can be passed from the corresponding IP slot to the CPU.*

*After a board reset the complete IP interrupt control logic is reset by default. That means the Interrupt Enable bit is cleared as well as the IRQ level bits ( BIT 2-0).*



**2.10.8 IP Memory Size Control**

After a board reset the IP Memory Size is set to 8 MB linear address space by default. By setting Bit 3 of the IP Slot Control register (Memory size bit) the linear addressable memory space can be reduced from 8 MB to 1 MB.

If 1 MB is selected the whole IP memory address space of 8 MB is available further on. The currently used memory page (1-of-8 1MB pages) is determined by the memory page bits within the Slot Control register (Bit 2-0).

*Note: This feature is implemented for compatibility reasons to further IP Carrier boards with reduced address space.*

**2.10.9 IP Interface Address Map**

IPa:

Base Address (HEX)	Size	Port Width	Device
CE 00 08 00	128 Byte	D8-D16	IP Slot a IO Space
CE 00 08 80	128 Byte	D8-D16	IP Slot a ID Space
CE 00 09 01	128 Byte	D8	IP Slot a Interrupt Control register
CE 00 09 81	128 Byte	D8	IP Slot a Control register
D0 00 00 00	1 or 8 MB	D8-D16	IP Slot a Memory Space

IPb:

Base Address (HEX)	Size	Port Width	Device
CE 00 0A 00	128 Byte	D8-D16	IP Slot b IO Space
CE 00 0A 80	128 Byte	D8-D16	IP Slot b ID Space
CE 00 0B 01	128 Byte	D8	IP Slot b Interrupt Control register
CE 00 0B 81	128 Byte	D8	IP Slot b Control register
D0 80 00 00	1 or 8 MB	D8-D16	IP Slot b Memory Space

*Note: Whether 1 or 8 MByte memory address space is selected depends on the memory size bit within the IP slot control register. Depending on the memory size bit, the memory page bits are relevant or not. Default is 8 MByte, not paged.*



### 2.10.10 IP Interrupt Control Register

Address:                   IPa: NEX CE 00 09 01  
                               IPa: NEX CE 00 0B 01

Format:                    byte

Access:                    read and write

Value after Reset:        HEX 00

IP Interrupt Control Register Bit-map:

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INT1_EN	INT1_IL2	INT1_IL1	INT1_IL0	INT0_EN	INT0_IL2	INT0_IL1	INT0_IL0

INT1_EN	0 -> IP interrupt request on INT1 line disabled 1 -> IP interrupt request on INT1 line enabled
INT1_IL2-0	IP IRQ level for INT1 line (1 or 3 or 5 or 7)
INT0_EN	0 -> IP interrupt request on INT0 line disabled 1 -> IP interrupt request on INT0 line enabled
INT0_IL2-0	IP IRQ level for INT0 line (2 or 4 or 6)



**2.10.11 IP Slot Control Register**

Address: IPa: NEX CE 00 09 81  
 IPa: NEX CE 00 0B 81

Format: byte

Access: read and write

Value after Reset: HEX 00


IP Interrupt Control Register Bit-map:

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
reserved	reserved	IP_CLK	IP_RESET	M_SIZE	M_PAG2	M_PAG1	M_PAG0

IP_CLK	0 -> IP CLOCK 8 MHZ 1 -> IP CLOCK 32 MHZ
IP_RESET-0	0 -> IP RESET line active 1 -> IP RESET line not active, IP enabled
M_SIZE	0 -> IP linear addressable mem space 8 MB 1 -> IP linear addressable mem space 1 MB
M_PAG	active memory page (1-of-8) 1 MB mem pages



### 2.10.12 IP Connectors




The figure above shows the position of IPa and IPb on the VM162/177. Each IP is plugged into the board via a pair of 50-pin IP connectors. The rear one (near to the VMEbus connector) connects the IP bus and control signals whereas the other one (near to the frontpanel) carries the IP I/O signals.

The IP I/O signals are routed from the 50-pin IP I/O connector to a 50-pin flatcable connector and also to the 50-pin frontpanel DSUB connector. There is a one-to-one correspondance between the pin (signal) numbers between the IP I/O connector, flatcable connector and DSUB connector.




2.10.12.1 IP I/O Connector, Pinout



Pin	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
IP-I/O	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25

Pin	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50
IP-I/O	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50

2.10.12.2 IP I/O Flat Cable Connector, Pinout




Pin	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
IP-I/O	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25

Pin	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50
IP-I/O	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50



2.10.12.3 IP I/O DSUB Frontpanel Connector, Pinout



Pin	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
IP-I/O	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25

Pin	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50
IP-I/O	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50



This page has been intentionally left blank



## Chapter

## 3

---

 Configuration
 

---

3.1	Default Jumper Settings .....	3-3
3.1.1	Jumper Default Settings (Component Side) .....	3-3
3.1.2	Jumper Default Settings (Solder Side) .....	3-3
3.2	Jumper Description (Component Side) .....	3-4
3.2.1	VME Boot .....	3-5
3.2.2	ROM Boot .....	3-5
3.2.3	Protective Ground - Signal Ground .....	3-5
3.2.4	VME SYSRES* .....	3-5
3.2.5	CXC Mode .....	3-6
3.3	Jumper Description (Solder Side) .....	3-7
3.3.1	CPU Type .....	3-8
3.3.2	CPU Power Supply .....	3-8
3.3.3	CPU (Bus) Clock .....	3-8
3.3.4	SRAM Size .....	3-8
3.3.5	Communications Clock .....	3-9
3.3.6	EEPROM Write Protection .....	3-9
3.3.7	JTAG Chain .....	3-9
3.3.8	SRAM Data Retention .....	3-10
3.3.9	BERR1 Timeout .....	3-10
3.3.10	Backup Current Test Bridge .....	3-10





### 3.1 Default Jumper Settings

The VM162/VM172 has four wire jumpers which can be configured by the user. Additionally, the VM162/VM172 has a set of solder jumpers which are factory set. The list of default settings are shown below.

#### 3.1.1 Jumper Default Settings (Component Side)

Jumper	Default Setting	Description
J1	Open	Boot from VMEbus memory disabled
J2	Open	Boot from boot ROM disabled
J10	Set	On-board reset generator to VME
J11	Open	Enhanced CXC mode disabled
J8	Open	Protective ground disconnected from signal ground (solder jumper)


#### 3.1.2 Jumper Default Settings (Solder Side)

Jumper	Default Setting	Description
J3	<i>Dependent on board version</i>	CPU type
J12-J15	<i>Dependent on board version</i>	CPU power supply
J5-J7	<i>Dependent on board version</i>	CPU clock speed
J4	Set	24 MHz Comm. Clock connected to 68EN360
J9	Open	EEPROM write protection disabled
J16	1-3	SRAM data retention on
J17	Open	BERR1 timeout 8 $\mu$ s not selected
J18	Open	BERR1 timeout 32 $\mu$ s not selected
J19 and J20	<i>Dependent on board version</i>	SRAM size
J21	Set	BERR1 timeout 128 $\mu$ s selected
J22	Set	VCB current test bridge



### 3.2 Jumper Description (Component Side)

Figure 3.1 VM162/VM172 Jumper Layout (Component Side)





### 3.2.1 VME Boot

The VM162/VM172 normally boots from the FLASH memory on the DM60x piggyback. In some applications it may be useful to boot either from the VMEbus or the optionally assembled EPROM.

Jumper	Setting	Description
J1	Open	Boot from VMEbus enabled
	<i>Set</i>	<i>Boot from VMEbus disabled      Default</i>

### 3.2.2 ROM Boot

Jumper	Setting	Description
J2	Set	Boot from boot ROM enabled
	<i>Open</i>	<i>Boot from boot ROM disabled      Default</i>

### 3.2.3 Protective Ground - Signal Ground

Jumper	Setting	Description
J8	Set	Protective ground connected to signal ground
	<i>Open</i>	<i>Protective ground disconnected from signal ground      Default</i>

### 3.2.4 VME SYSRES\*

As long as the 5V supply is not within the VMEbus specification, the VM162/VM172 uses the VMEbus RESET line. This behaviour may not be wanted in multi-master configurations and can be disconnected.

Jumper	Setting	Description
J10	<i>Set</i>	<i>On-board RESET generator to VME      Default</i>
	Open	On-board RESET generator disconnected from VME



### 3.2.5 CXC Mode


The enhanced CXC describes the multiplexing of the CXC address lines in order to enhance the address range to 16MByte. This is used today in conjunction with the CXM-PFB12 PROFIBUS board. Please consult the relevant CXM User's Manual to set the CXC mode.

Jumper	Setting	Description
J11	Set	Enhanced CXC mode enabled
	Open	<i>Enhanced CXC mode disabled</i> <i>Default</i>



### 3.3 Jumper Description (Solder Side)

Figure 3.2 VM162/VM172 Jumper Layout (Solder Side)





### 3.3.1 CPU Type

Jumper	Setting	Description
J3	Set	CPU type is 68060
	Open	CPU type is 68040 or 68040V

### 3.3.2 CPU Power Supply

Jumper	Setting	Description
J12 - J15	1-2	CPU power is 5 volt (68040)
	1-3	CPU power is 3.3 volt (68040V or 68060)

### 3.3.3 CPU (Bus) Clock

Jumper	Setting		Description
	J5	J6	
J5 - J7	Set	Set	CPU Bus clock is 25.0 MHz
	Open	Set	CPU Bus clock is 33.3 MHz

### 3.3.4 SRAM Size

Jumper	Setting		Description
	J19	J20	
J19 - J20	1-2	1-2	SRAM size is 1 MByte
	1-3	1-3	SRAM size is 256 kByte



*Note: The above solder jumpers describe the basic configuration of the board. They are factory set and should not be altered by the user. Alteration of these jumpers can result in damage to the board.*

### 3.3.5 Communications Clock

Jumper	Setting	Description
J4	<i>Set</i>	24 MHz connected to 68EN360 RCLK2 pin <i>Default</i>
	<i>Open</i>	24 MHz disconnected from 68EN360 RCLK2 pin

### 3.3.6 EEPROM Write Protection

The serial EEPROM stores important data, such as the PEP assigned Ethernet address. In order to prevent overwriting, users may set the protection.

Jumper	Setting	Description
J9	<i>Set</i>	Serial EEPROM write protected
	<i>Open</i>	<i>Serial EEPROM not write protected</i> <i>Default</i>

### 3.3.7 JTAG Chain

Jumper	Setting	Description
J23	1-2	JTAG Chain, CPUs included
	1-3	<i>JTAG Chain, CPUs excluded</i> <i>Default</i>



### 3.3.8 SRAM Data Retention

The battery backup of the VM162/VM172 is connected to both the SRAM and RTC. This jumper gives the user the possibility to disconnect the SRAM from the battery backup, giving the RTC longer backup support.

Jumper	Setting	Description
J16	1-2	SRAM data retention is off
	1-3	SRAM data retention is on <span style="float: right;"><i>Default</i></span>

### 3.3.9 BERR1 Timeout

This jumper sets the timeout of the BERR1 and can be used for debugging purposes.

Jumper	Setting			Description
	J17	J18	J21	
J17, J18, J21	Set	Open	Open	8µs BERR1 tineout
	Open	Set	Open	32µs BERR1 timeout
	Open	Open	Set	128µs BERR1 timeout
	Open	Open	Open	Infinite BERR1 timeout

### 3.3.10 Backup Current Test Bridge

*This jumper is reserved for support usage.*

Jumper	Setting	Description
J22	Set	Operating mode <span style="float: right;"><i>Default</i></span>
	Open	Test mode



## *Programming*

4.1	<i>VM162/VM172 Address Map</i> .....	4-3
4.2	<i>Initializing the 68EN360</i> .....	4-4
4.3	<i>Initializing the Cache</i> .....	4-7





## 4.1 VM162/VM172 Address Map

Address range less than *HEX 80 00 00 00* is to be initialized as cachable address areas and address range greater than *HEX 80 00 00 00* is to be initialized as non-cachable serialized address area.

Base Address (HEX)	Size	Device	Description
00 00 00 00 04 00 00 00	max. 64 MB max. 64 MB	DRAM FLASH	68360 CS1, DRAM on DM60x, 32 bit 68360 CS0, FLASH on DM60x, 32 bit
07 00 00 00 0A 00 00 00 0B F7 00 00 0C 00 00 00 0D 00 00 00	4 KB max. 1 MB 64 KB 2 KB 2 KB	reserved reserved reserved reserved reserved	68360 internal RAM/REG, mirrored 68360 CS4, mirrored SRAM 68360 CS5, mirrored CXC 68360 CS6, mirrored RTC 68360 CS7, mirrored Board Regs. Area
40 00 00 00	256 MB	ROM	Optional Boot ROM, 16 bit
82 00 00 00 83 00 00 00 85 00 00 00 87 00 00 00 8D 00 00 00 8F 00 00 00 90 00 00 00 A0 00 00 00 B0 00 00 00	16 MB 16 MB 64 KB 16 MB 64 KB 16 MB 256 MB 256 MB 256 MB	VME VME VME VME VME VME VME VME VME	VMEbus A24/D16 type, AM 1F-18 VMEbus A24/D16 type, AM 17-10 VMEbus A16/D16 type, AM 2D/29 VMEbus A24/D16 type, AM 3E/3D/3A/39 VMEbus A16/D32 type, AM 2D/29 VMEbus A24/D32 type, AM 3E/3D/3A/39 VMEbus A32/D16 type, AM 0E/0D/0A/09 VMEbus A32/D32 type, AM 0E/0D/0A/09 VMEbus A32/D32 type, AM 0E/0D/0A/09
C0 00 00 00 C4 00 00 00 C7 00 00 00 CA 00 00 00 CB F7 00 00 CC 00 00 00 CD 00 00 00 CE 00 08 00 CF 00 0A 00	max. 64 MB max. 64 MB 4 KB max. 1 MB 64 KB 2 KB 2 KB 1 KB 1 KB	reserved reserved 68360 SRAM CXC RTC Register IPa IPb	68360 CS1 mirrored DRAM 68360 CS0 mirrored FLASH 68360 internal RAM/REG 68360 CS4, SRAM 68360 CS5, CXC 68360 CS6, RTC 68360 CS7, Board Regs. Area IndustryPack, slot a, I/O area & control IndustryPack, slot b, I/O area & control
D0 00 00 00 DE 00 00 00 DF 00 00 00	128 MB 8 MB 8 MB	CXC IPa IPb	Enhanced CXC, 68360 CS5 IndustryPack, slot a, memory area IndustryPack, slot b, memory area

*Note: CXC and ECXC address areas are exclusive to each other.*



## 4.2 Initializing the 68EN360

Many components of the VM62(A) / VM42(A) are controlled by the MC68EN360. Due to this fact, this chip requires a special initialization sequence before any other software can be started.

The following list describes how the initialization must be performed on the VM62(A) / VM42(A).

*Note: The order of the initialization listed below must not be changed, otherwise erratic behaviour of the board may result.*

- 1) Set DPRBASE to 0x000000 0x7000001.L -> MBAR (in CPU space!)

### Example

```

move.l    #7,d1          select CPU space
move.l    #7000001,d0    value to write to MBAR
movec     d1,dfc         select CPU space
moves.l   d0,MBAR       set MBAR

```

- 2) Clear reset status register **0xFF.B -> RSR**

- 3) Set system protection register **0x7.B -> SYPCR**
- bus monitor enabled, 128 system clocks timeout

- 4) Set module configuration register **0x60008CB3.L -> MCR**
- bus request MC68040 arbitration ID: 3
  - arbitration synchronous timing mode
  - bus clear out arbitration ID: 3
  - SIM60 registers are Supervisor Data
  - BusClear in arbitration ID: 3
  - interrupt arbitration: 3

- 5) Set PLL enabled and lock access **0xC000.W -> PLLCR**

- 6) Lock access to clock divider control register **0x8000.W -> CDVCR**

- 7) Configure CLK lines **0x83.B -> CLKOCR**
- COM2 to full strength
  - COM1 disabled
  - register access locked



- 8) Configure PEPAR register
- set /IOUT0-2 are PRTY0-2
  - select /RAS1DD function
  - select /WE0-3
  - select AMUX
  - select /CAS0-3

**0x51C0.W -> PEPAR**

- 9) Configure GMR register
- set refresh counter period to 24
  - set refresh cycle length to 3
  - set DRAM port size to 32 bit
  - assert CS/RAS on CPU space
  - enable refresh

**0x18800100.L -> GMR**

- 10) Configure autovector register
- enable autovector on levels 2, 3, 5 and 7

**0xAC.B -> AVR**

11) Configure Chip Select lines (General Example)

*Note: It is important that the Chip Select lines are initialized in the sequence shown below. It should also be noted that the following values need to be changed for various configurations of the on-board memory (see note below).*

- CS0: FLASH to 0x4000000, negate timing '040 **0x4000011.L -> BR0**
- CS0: size to 16 MByte, port size 32 bit, tcyc 3 **0x3F000000.L -> OR0**
- CS1: size to 64 MByte, port size 32 bit, tcyc 0, bcyc 1 **0xC000001.L -> OR1**
- CS1: DRAM to 0x0, burst acknowledge '040 **0x21.L -> BR1**
- CS2: size to 16 MByte, port size external, tcyc 1 **0x1F000006.L -> OR2**
- CS2: DMA - VME to 0x87000000 **0x87000001.L -> BR2**
- CS3: size to 16 MByte, port size external, tcyc 1 **0x1F000006.L -> OR3**
- CS3: AutoBahn to 0x90000000 **0x9000001.L -> BR3**
- CS4: size to 16 MByte, port size external, tcyc 1 **0x1F000006.L -> OR4**
- CS4: SRAM to 0xA0000000 **0xA000001.L -> BR4**



- CS5: size to 8 kByte, port size external, tcyc 1 **0x1FFFE006.L -> OR5**
- CS5: CXC to 0xBF70000 **0xBF70001.L -> BR5**
  
- CS6: size to 2 kByte, port size external, tcyc 1 **0x1FFFF806.L -> OR6**
- CS6: RTC to 0xC000000 **0xC000001.L -> BR6**
  
- CS7: size to 16 MByte, port size external, tcyc 1 **0x1F000006.L -> OR7**
- CS7: on-board control to 0xD000000 **0xD000001.L -> BR7**

**Note****CS1 and CS4**

*It is important that the values of these Select Lines are changed later (after RAM search) to the actual configuration of the on-board memory. For example:*

- A board with 16 MByte DRAM --> OR1: 0xF000001.L
- A board with 256 kByte SRAM --> OR4: 0xFFC00006.L

12) The system software normally determines the real sizes of the DRAM and SRAM installed and re-programs the CS lines accordingly. The simplest way to achieve this is to write a pattern to the first location and then search for that pattern at meaningful distances (e.g. 256kB, 512 kB, 1 MB, 2 MB, 4 MB, 8 MB, 16 MB). If the pattern is found at such an address, the original pattern must be altered and then checked to see if the mirrored pattern changes in the same way. If not, the search must be continued or, if yes, the memory size is found.

**Note:** *The MC68040 normally operates in non-serialized mode, meaning that read accesses can occur before write accesses, even if they are programmed in the opposite way. It is therefore recommended that especially when changing the patterns, a 'nop' instruction should be inserted, as this forces all pending cycles to be completed.*

13) Set vector and IRQ level for internal IRQ requester

- vector base = 0x40
- level = 4 **0x8040.L -> CICR**

14) Set SDMA configuration register **0x770.W -> SDCR**

15) If the card is in the first slot, enable the VMEbus monitor  
*If bit 4 in VCSR is set then set bit 5 in VCSR*

16) Enable on-board I/O bus error timer **Set bit 2 in BCSR**



#### Address List of Involved Registers

<b>MBAR</b>	0x3FF00	(CPU space!)
<b>RSR</b>	0xC0001009	
<b>SYPCCR</b>	0xC0001022	
<b>MCR</b>	0xC0001000	
<b>PLLCR</b>	0xC0001010	
<b>CDVCR</b>	0xC0001014	
<b>CLKOCR</b>	0xC000100C	
<b>PEPAR</b>	0xC0001016	
<b>GMR</b>	0xC0001040	
<b>AVR</b>	0xC0001008	
<b>BR0</b>	0xC0001050	
<b>OR0</b>	0xC0001054	
<b>BR1</b>	0xC0001060	
<b>OR1</b>	0xC0001064	
<b>BR2</b>	0xC0001070	
<b>OR2</b>	0xC0001074	
<b>BR3</b>	0xC0001080	
<b>OR3</b>	0xC0001084	
<b>BR4</b>	0xC0001090	
<b>OR4</b>	0xC0001094	
<b>BR5</b>	0xC00010A0	
<b>OR5</b>	0xC00010A4	
<b>BR6</b>	0xC00010B0	
<b>OR6</b>	0xC00010B4	
<b>BR7</b>	0xC00010C0	
<b>OR7</b>	0xC00010C4	
<b>CICR</b>	0xC0001540	
<b>SDCR</b>	0xC000151E	
<b>VCSR</b>	0xCD000005	
<b>BCSR</b>	0xCD000007	

### 4.3 Initializing the Cache

Before the system enables any cache present, they should be invalidated using:

```
cinva bc
```

Furthermore, the complete address range should not be cacheable, as caching only makes sense on DRAM and FLASH EPROM. Other areas should never be cached and must be switched to serialized in order to prevent the MC68040/MC68060 from mixing up read and write cycles.

The easiest way of doing this is to make use of the DTT0 register, in the following way:

```
move.l    #$807FE040, d1
movec    d1, dtt0
```

The code above sets all addresses below \$80000000 to cacheable and non-serialized, whereas all addresses above are set to non-cacheable and serialized.



Accesses to the DRAM and FLASH should be made at \$0 and \$4000000. All other components addressed by the MC68EN360 should always be accessed over the mirrored area with \$Cxxxxxxx, as described in the *Address Map* Section.



## APPENDIX MEMORY PIGGYBACKS

A number of piggybacks have been developed for PEP's range of CPU boards to enhance their memory capabilities.

- *DM600 piggyback with 4 MByte DRAM and 1 or 4 MByte FLASH;*
- *DM601 piggyback with 16 MByte DRAM and 1 or 4 MByte FLASH;*
- *DM602 piggyback with 1 MByte DRAM and 1 MByte FLASH;*
- *DM603 piggyback with 32 MByte DRAM and 1 or 4 MByte FLASH;*
- *DM604 piggyback with 8 MB DRAM and 1 or 4 MByte FLASH.*

Each of the piggyback options are described in the following sections.

### Ordering Information

Name	Description	Order No
DM600	Memory piggyback with 4 MByte DRAM and 1 MByte FLASH	11852
DM600	Memory piggyback with 4 MByte DRAM and 4 MByte FLASH	11853
DM601	Memory piggyback with 16 MByte DRAM and 1 MByte FLASH;	11854
DM601	Memory piggyback with 16 MByte DRAM and 4 MByte FLASH;	11855
DM602	Memory piggyback with 1 MByte DRAM and 1 MByte FLASH;	12765
DM603	Memory piggyback with 32 MByte DRAM and 512 kByte FLASH	13027
DM603	Memory piggyback with 32 MByte DRAM and 4 MByte FLASH	13627
DM604	Memory piggyback with 8 MByte DRAM and 1 MByte FLASH	15911
DM604	Memory piggyback with 8 MByte DRAM and 4 MByte FLASH	15912


# Appendix Memory Piggybacks



## 1 DM600

The DM600 is a memory piggyback fitted with 4MByte DRAM and either 1 or 4MByte FLASH.

### 1.1 Jumper Location



*Jumper J1: Flash Write Protection*


Setting	Description	1 MB FLASH 8 x 29F010	4 MB FLASH 8 x 29F040
Open	All Flash EPROM write protected		
1-2	No Protection <i>Default</i>		
1-3	Flash bank 1 write protected <i>Default address range</i>	upper 512 kB (\$4008000- \$40100000)	upper 2 MB (\$4020000- \$40400000)
1-4	Flash bank 0 write protected <i>Default address range</i>	lower 512 kB (\$4000000- \$40080000)	lower 2 MB (\$4000000- \$40200000)



## 2 DM601

The DM601 is a memory piggyback fitted with 16MByte DRAM and either 1 or 4MByte Flash EPROM.

### 2.1 Jumper Location



*Jumper J1: Flash Write Protection*

Setting	Description	1 MB FLASH 8 x 29F010	4 MB FLASH 8 x 29F040
Open	All Flash EPROM write protected		
1-2	No Protection <i>Default</i>		
1-3	Flash bank 1 write protected <i>Default address range</i>	upper 512 kB <i>(\$4008000- \$40100000)</i>	upper 2 MB <i>(\$4020000- \$40400000)</i>
1-4	Flash bank 0 write protected <i>Default address range</i>	lower 512 kB <i>(\$4000000- \$40080000)</i>	lower 2 MB <i>(\$4000000- \$40200000)</i>


# Appendix Memory Piggybacks



## 3 DM602

The DM602 is a memory piggyback fitted with 1MByte DRAM and either 0 or 1MByte Flash EPROM.

### 3.1 Jumper Location



*Jumper J1: Flash Bank 1 Write Protection*

Setting	Description	1 MB FLASH 8 x 29F010
Set	No Protection	Default
Open	Flash bank 1 write protected Default address range	upper 512 kB (\$4008000- \$40100000)

*Jumper J2: Flash Bank 0 Write Protection*


Setting	Description	1 MB FLASH (29F010)
Set	No Protection	Default
Open	Flash bank 0 write protected Default address range	lower 512 kB (\$4000000- \$40080000)



## 4 DM603

The DM603 is a memory piggyback fitted with 32MByte DRAM and either 0.5MByte or 2MByte Flash EPROM.

### 4.1 Jumper Location



*Jumper J1: Flash Write Protection*


Setting	Description
Open	All Flash EPROM write protected
Set	No Protection <i>Default</i>



## 5 DM604

The DM604 is a memory piggyback fitted with 8MByte DRAM and either 1 or 4MByte Flash EPROM.

### 5.1 Jumper Location



*Jumper J1, J2: Flash Write Protection*

Setting	Description	1 MB FLASH 8 x 29F010	4 MB FLASH 8 x 29F040
J1, J2 open	All Flash EPROM write protected		
J1, J2 set	No Protection <i>Default</i>		
J1 open	Flash bank 1 write protected <i>Default address range</i>	upper 512 kB <i>(\$4008000- \$40100000)</i>	upper 2 MB <i>(\$4020000- \$40400000)</i>
J2 open	Flash bank 0 write protected <i>Default address range</i>	lower 512 kB <i>(\$4000000- \$40080000)</i>	lower 2 MB <i>(\$4000000- \$40200000)</i>



## APPENDIX SI6 PIGGYBACKS

A number of piggybacks have been developed for PEP's range of 6U CPU boards to adapt the multi-protocol serial channels of the 68EN360 controller chip to one of the following physical interfaces:

- *Ethernet 10Base2 (Thin) with SI6-10B2 piggyback;*
- *Ethernet 10Base5 (AUI) with SI6-10B5 piggyback;*
- *Ethernet 10BaseT (Twisted Pair) with SI6-10BT piggyback;*
- *RS485 optoisolated (PROFIBUS) with SI6-PB485-ISO piggyback.*

Each of the piggyback options is described in the following Sections.

### Ordering Information

Name	Description	Order No
SI6-10B2	10Base2 (Thin) Ethernet (cheapernet) interface with RG58 (coax) connector	15058
SI6-10B5	10Base5 (AUI) Ethernet interface piggyback with 15-pin D-Sub connector	15059
SI6-10BT	10BaseT (Twisted pair) Ethernet interface piggyback with RJ45 connector	15060
SI6-DUMMY	Front panel without network interface(s) 6 50-pin D-Sub ModPack signal output	15061
SI6-PB485-ISO	RS485 optoisolated interface piggyback for 2 wire half-duplex (e.g. PROFIBUS) connection with 9-pin D-Sub connector	15064

# Appendix SI6 Piggybacks



## 1 SI6-10B2


The SI6-10B2 is a physical Cheapernet (10Base2) interface to the 68EN360 Controller chip. It connects one of the range of PEP CPU boards to a 50Ω coax cable via an RG58 BNC 'T' connector.

The SI6-10B2 has two LEDs fitted; a red LED indicates collision detection and a yellow LED for data.

### 1.1 Specifications

On-board termination	None (Cheapernet cable is terminated at both ends)
Max. Baud Rate	10 Mbit/s as specified by Ethernet

### 1.2 Connector






## 2 SI6-10B5

The SI6-10B5 is a physical AUI Ethernet interface to the 68EN360 Controller chip.

### 2.1 Specifications

On-board termination	None (Cheapernet cable is terminated at both ends)
Max. Baud Rate	10 Mbit/s as specified by Ethernet

### 2.2 Connector



Pin No.	Signal	Pin No.	Signal
1	Control In circuit Shield	9	Control In circuit Shield
2	Control In circuit A	10	Data out circuit B
3	Data out circuit A	11	Data out circuit Shield
4	Control In circuit Shield	12	Data in circuit B
5	Data in circuit A	13	+ 12 Volts
6	Voltage Common	14	GND
7	<i>Not connected</i>	15	<i>Not connected</i>
8	<i>Not connected</i>		

**Note:** SI6-10B5 required an external +12V from the base board. For more detail, please refer to the relevant base board manual.

# Appendix SI6 Piggybacks



## 3 SI6-10BT


The SI6-10BT is a physical twisted pair (10BaseT) interface to the 68EN360 Controller chip. It connects one of the range of PEP CPU boards to an unshielded 100Ω twisted pair cable via an RJ45 telephone jack.

The SI6-10BT has two LEDs fitted; a red LED indicates collision detection and a yellow LED for data.

### 3.1 Specifications

On-board termination	100Ω
Max. Baud Rate	10 Mbit/s as specified by Ethernet


### 3.2 Connector



Pin No.	Signal
1	TD+
2	TD+
3	RD+
4	<i>Not connected</i>
5	<i>Not connected</i>
6	RD-
7	<i>Not connected</i>
8	<i>Not connected</i>



### 3.3 Jumper Location



*Jumper J1: Squelch Threshold*

Setting	Description
Open	Normal <span style="float: right;"><i>Default</i></span>
Set	4.5dB reduced threshold

*Jumper J2: Link Test*

Setting	Description
Open	Link Test enables <span style="float: right;"><i>Default</i></span>
Set	Link Test disabled

*Jumper J3: Shielding*

Setting	Description
Open	Unshielded, 100Ω termination <span style="float: right;"><i>Default</i></span>
Set	Shielded, 150Ω termination

# Appendix SI6 Piggybacks




## 4 SI6-PB485-ISO

The SI6-10BT is an RS485 optoisolated interface piggyback for 2-wire half-duplex (PROFIBUS) connection. It has one LED fitted indicating data transmission.

### 4.1 Specifications

On-board termination	150Ω, jumper selectable
Isolation Voltage	Optocoupler specified up to 2.5 kV
Max. Baud Rate	10 Mbit/s as specified by Ethernet


### 4.2 Connector



Pin No.	Signal	Description
1	SHIELD	Shield, Protective Ground resp.
2	RP	Reserved for power
3	RxD+/TxD+	Receive/Transmit Data +
4	CNTR+	Control +
5	DGND	Data Ground
6	VP	Voltage Plus
7	RP	Reserver for power
8	RxD-/TxD-	Receive/Transmit -
9	CNTR-	Control -



### 4.3 Jumper Location



*Jumper J1 and J2: End-Of-Line Termination*

Setting	Description
Open	No internal line termination <span style="float: right;"><i>Default</i></span>
Set	Internal line termination

*Jumper J3 and J4: Idle Setting*

Setting	Description
Open	No internal idle status <span style="float: right;"><i>Default</i></span>
Set	Internal idle status

*Jumper J5: Isolating Voltage Supply*

Setting	Description
1-3	Isolating VCC supplied internally <span style="float: right;"><i>Default</i></span>
1-2	Isolating VCC supplied externally

*Jumper J6: Received Control*

Setting	Description
1-3	Receive permanently enabled <span style="float: right;"><i>Default</i></span>
1-2	Receive enabled

## *Appendix SI6 Piggybacks*

---



*This page has been intentionally left blank.*



## **APPENDIX**

### **BOOTSTRAP LOADER FOR VM(6)62, VM(6)42, VSBC 32 AND IUC-32**

#### **1 Introduction**

The Bootstrap Loader is a stand alone software located in FLASH memory which allows the user to safely update the contents of the FLASH and delay the boot process for a specified time.

The Bootstrap Loader has the capability of programming FLASH memory from MOTOROLA S-records or from an absolute address. If the programmed image does not work, the Bootstrap Loader can be entered again. The memory contents can be examined and another programming cycle initiated.

The Bootstrap Loader is delivered already installed in DM60x memory piggybacks.

Please read this user manual before reprogramming any FLASH memory.

#### **WARNING !**

*When programming FLASH memory, \*NEVER\* press the RESET button or cycle power! This may damage the Bootstrap Loader and will consequently leave the board unusable due to damaged FLASH contents. The ABORT button may be used to cancel a running operation.*



## 2 System Operation

### 2.1 Startup

After system reset, the Bootstrap Loader is started. It searches the FLASH memory area for a valid start key. If this start key is found, the Bootstrap Loader checks the 'BootWaitTime' from serial EEPROM. If the time is valid, the continuation of the boot process is delayed by this time while flashing the green front panel LED to indicate that the system is alive but waiting for continuation. If the time is not valid, a default of 5 seconds is used. After the BootWaitTime has passed, the program in FLASH is started.

The Bootstrap Loader has two modes of operation: non-interactive start mode as described above and the interactive command mode.

For normal board operation, only the non-interactive start mode is used to start a program in FLASH. This is done automatically without any user interaction. The interactive command mode is used to re-program the FLASH memory contents or change the BootWaitTime.

The serial term port operates at 9600 Baud, 8 bits / character, 1 stop bit and no parity.

### 2.2 Entering the Command Mode

There are two possible cases:

If no valid start key was found, the Bootstrap Loader's command mode is entered automatically<sup>1)</sup>.

If the user wants to enter the Bootstrap Loader manually (e.g. for re-programming the FLASH contents) he must use the ABORT button on the front panel.

***Note:** The ABORT button must not be pushed until the green LED appears, because this button generates an NMI and the exception vector tables must be initialized correctly to serve this NMI. Pressing the ABORT prior to the green LED leads to HALT in most cases. In this case, press the RESET button and try again.*

*The ABORT button must, however, be pushed before the green LED stops flashing (BootWaitTime), because system control is passed to the downloaded binary image afterwards. The LED is cycled every 0.25 sec so if 1 second is specified as BootWaitTime, the LED will only flash 2 times.*

CTRL-x deletes the complete input line while CTRL-a restores the last input line.

---

<sup>1)</sup>The start key is a special combination of data appended at the end of the load program.



## 3 Programming FLASH Memory

### 3.1 Preparing the Image

The image must be compiled / linked to run from the FLASH base address 0x4000000. The image must start with the ResetSP / ResetPC vectors as usual for ROM / FLASH images on 68000 processor boards.

A binary image must be converted to Motorola S-records or loaded to a VME memory board with battery-backup, FLASH or EPROM population.

### 3.2 Programming with Motorola S-Records

Programming is done with the *If* command.

The *If* command accepts S1, S2 and S3 records. Operation is terminated by the appropriate S9, S8 or S7 record. Other types of records are ignored.

The checksum of every record is checked; bad records are refused by the Bootstrap Loader. The address range of every record is also checked; records that try to overwrite the Bootstrap Loader are refused. Additionally, every record must match the programmable area exactly. To give the user an overview of the available ranges, the startup banner includes address information.

If S1 or S2 record input is preferred, please note that these records only include 16 and 24-bit wide addresses. Therefore, in order to reach the FLASH area an address offset must be specified using the '-o=...' option of the *If* command. Additionally, it must be ensured that the code is not larger than the covered address range.

**Note:** The *If* command cannot be used to program Motorola S-records to RAM areas.

For the necessary serial connection, the lower (*term*) or upper (*serO*) RJ12 front panel connectors can be used. The *serO* port should be preferred because in this configuration it is possible to monitor the progress of the operation via the *term* port.

If not otherwise specified, sectors which are not touched by the programming operation are not erased. If you want to erase all sectors while programming, the '-c' option can be specified along with the *If* command. This is useful for software which searches memory during startup and should not find any old modules (e.g. OS-9).

Make sure that the XON/XOFF protocol is used on the host side. This is a fixed setting and cannot be changed. Additionally, make sure that your host does not stop transmission after a number of lines (e.g. OS-9: use the 'nopause' attribute).

Serial parameters can be modified with the *pf* command.

# Appendix Bootstrap Loader

---



## Example 1:

The host is assumed to be an OS-9 development system. A serial cable is used to connect the *ser0* port of the board to program to *t0* of the development system. Additionally, we assume that we want to program a PEPbug image which is available as a file '*pbVM42*' in a binary image format. The serial connection should run at 38400 Baud. The following steps must be performed:

### Host:

```
xmode /t0 baud=38400 nopause
iniz /t0
```

### Target:

```
pf ser0 38400
lf -u
```

### Host:

```
binex -s3 -a=4000000 pbVM42 >/t0
```

## Example 2:

The host is assumed to be a PC with Windows, Windows95 or WindowsNT. A serial cable is used to connect the *ser0* port of the board to program to *COM2* of the PC. Additionally, we assume that we want to program a Motorola S-record built for address 0, e.g the VxWorks file *bootrom.hex*. The serial connection should run at 19200 Baud. The following steps must be performed:

### Host:

In a DOS Window, configure the *COM 2* port to the correct parameters:

```
mode com2: baud=19200 parity=n data=8 stop=1
```

### Target:

```
pf ser0 19200 lf -o=4000000
```

### Host:

```
type bootrom.hex >com2:
```

In both examples, the programming can be monitored over the *term* port. The characters displayed have the following meaning:

- r Read S-record; valid and in range
- t Protected sector touched
- e Erase sector
- c Copy to buffer, program later
- p Program record



None of the above characters indicate an error. The first sector (which includes Reset SP / PC) and the last sector (which includes the Bootstrap Loader itself) are protected. These sectors are not immediately programmed like the other sectors. The contents of these protected sectors are buffered in RAM and programmed at the end of the operation. This is done to limit the time the Bootstrap Loader itself is not in FLASH or not startable, because if the Bootstrap Loader crashes during this critical period of time, it will not start again afterwards.

## **WARNING**

*When programming FLASH memory, \*NEVER\* press the RESET button or cycle power! This may damage the Bootstrap Loader and will consequently leave the board unusable due to damaged FLASH contents. The ABORT button may be used to cancel a running operation.*

'-q' suppresses all messages and warnings except error messages.

Programming over the *term* port is also supported, but in this case the loader programs in the background by default and the propagation of the process cannot be monitored.

It is recommended that by default the programming over the *ser0* port should be used.

If the process must be aborted, press the ABORT button and try again.

## **3.3 Programming from an Absolute Address**

The second possibility to program FLASH memory is to program it from an absolute address. The image to program must be located in a visible address range, for example on the VMEbus. A memory card with battery-backup, FLASH or EPROM can be used to hold the image to program. If we assume that the image is located at 0x87000000 and is 0x123456 bytes large we must type the following at the command prompt of the Bootstrap Loader:

```
lf -m=87000000 -l=123456
```

The characters which are displayed now have the same meaning as if we are programming from S-records, but the time needed for each step to complete may be longer because the loader tries to program with the largest possible block size that it can manage.

Again, '-c' can be used to clear untouched sectors.

Background operation is not supported and it is also not possible to specify an offset.

The programming cannot be aborted with ABORT.



## 3.4 Boot Wait Time

The command *bw* can be used to display / change the current *BootWaitTime*. Available delays are 1-2-5-10-20-50 seconds.

*Note: The *BootWaitTime* is stored in the boot section of the serial EEPROM. This section is validated with a CRC code to avoid the setting of random parameters. If the CRC of the Boot section is not valid, the *BootWaitTime* can be changed, but this change has no effect because the *bw* command does not validate an invalid CRC to avoid undesired side effects. In this case, the default of 5 seconds is always used.*

To validate an invalid CRC, the appropriate utility from an operating system must be used (e.g. *ee\_config* from OS-9).



## 4 Command Reference

### 4.1 Boot Wait

#### Syntax

*bw* [*<time>*]

#### Description

Without parameters, *bw* displays the current setting.

For *<time>* 1, 2, 5, 10, 20 and 50 may be specified as time in seconds. Other values are not supported.

### 4.2 Load Flash

#### Syntax

*lf* [*-ol=*]*<offset>*] [*-u*] [*-q*] [*-c*] [*-m[=]*]*<adr>* [*-l[=]*]*<len*]

#### Description

Without parameters, the FLASH is loaded using S-records over the *term* port.

'*<offset>*' is a signed 32 bit offset which is added to every record and can be used to move the S-records to the FLASH position.

**Note:** *This option must be used if S1 or S2 records are used.*

'*-u*' must be used to download over *ser0*.

'*-q*' suppress all messages except error messages.

'*-c*' clears all untouched sectors and leaves no old code fragments.

For a Load Flash from an absolute address, the *-m* / *-l* options must be used.



## 4.3 Memory Display

### Syntax

```
md [<adr>]
```

### Description

Without parameters specified, the FLASH contents starting at 0x4000000 are displayed. This function is not limited to FLASH and other address ranges can be specified.

*Note: The ResetPC in FLASH is not identical to the ResetPC from the programming source (S-records memory block).*

## 4.4 Port Format

### Syntax

```
pf [<port> [<baud>][/ [<bitschar>][/ [<parity>][/ [<stops>]]]]
```

### Description

Without parameters specified, the current serial port settings are displayed.

<port> specifies the serial port. Valid values are *term* or *ser0*.

<baud> specifies the baud rate. The values 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600, 19200 and 38400 Baud can be specified.

<bitschar> specifies the bits / character. Valid values are 7 or 8.

<parity> specifies if parity should be checked / generated. The value n specifies none, o for odd and e for even parity.

<Stops> specifies the stopbits which will be generated. Valid values are 1 or 2.

*Note: No spaces are allowed between the options. Options must be separated with the '/'. Not all options must be specified, but the '/' characters must be present to distinguish the different options from each other. The sequence can be aborted after every option.*

### Examples

Setting *term* to 300 Baud, 7 Bits/char, odd parity and 2 stopbits:

```
pf term 300/7/o/n
```

Set the bits / character field to 7 for *ser0* only:

```
pf ser0 /7
```

Set the stopbits field to 2 for ser0:

```
pf ser0 ///2
```

## 4.5 Reset System

### Syntax

*rs*

### Description

This command exits the Bootstrap Loader and resets the system. It terminates the Bootstrap Loader command mode and resets the complete system, generating a system reset with the on-board watchdog.

## 4.6 Help

### Syntax

? or *help*

### Description

This command prints the online help page

# Appendix Bootstrap Loader

---



*This page has been intentionally left blank.*



## APPENDIX CXC. CONTROLLER eXtension CONNECTOR

The Controller eXtension Connector (CXC) is the local interface. It contains a 16-bit data bus, 7 address lines and 8 decoded chip select lines. Each select line has 256 bytes. In total, there are 8 select signals.

### 1 CXC Address Range

\$2000	CXC CS7	BU0*
\$1C00	CXC CS6	BU8
\$1800	CXC CS5	BU7
\$1400	CXC CS4	BU6
\$1000	CXC CS3	BU5
\$C00	CXC CS2	BU4
\$800	CXC CS1	BU3
\$400	CXC CS0	BU2
CXC+		

BU1 is the controller slot.

\*On 5S, 8S and 8ES, for  
CXM-STAT1 only.

# Appendix CXC Controller eXtension Connector

## 2 CXC Generic Pinouts

Pin Number	Row A Signals	Row B Signals	Row C Signals
1	IRQ_1	SER1_RCLK	<i>user defined</i>
2	IRQ_2	SER1_TCLK	_DMA_ACK
3	IRQ_3	GND	_DMA_REQ
4	IRQ_4	SER1_TXD	<i>user defined</i>
5	<i>user defined</i>	SER1_RTS	SER3_TCLK
6	<i>user defined</i>	GND	SER3_RCLK
7	Vcc	SER3_RTS	Vcc
8	<i>user defined</i>	SER3_CD	SER3_TXD
9	<i>user defined</i>	GND	SER3_RXD
10	<i>user defined</i>	SER1_RXD	<i>user defined</i>
11	SER2_DTR	<i>user defined</i>	SER2_CD
12	SER3_DTR	GND	SER2_RTS
13	SER1_DTR	SER1_CTS	SER2_CTS
14	Vcc	SER1_CD	Vcc
15	_CS-CXC	GND	SER2_TCLK
16	_AS	SER3_CTS	SER2_RCLK
17	R/_W	_SYSR	SER2_TXD
18	_UDS	GND	SER2_RXD
19	_LDS	_EDTACK	Vcc
20	Vcc	CXC-CLK	_CS2
21	A1	GND	_CS3
22	A2	_CS0	_CS4
23	A3	_CS1	_CS5
24	A4	GND	_CS6
25	A5	A6	_CS7
26	Vcc	A7	Vcc
27	D0	GND	D10
28	D1	D6	D11
29	D2	D7	D12
30	D3	GND	D13
31	D4	D8	D14
32	D5	D9	D15




## 3 CPU Pinout Cross Reference

The table below shows a cross reference of the special CXC released by the 68302 and the 68EN360.

**Table 3.0.1: Comparison of 68302 / 68(EN)360 Function**

Pin Row	68302 Pin	68(EN)360 Pin	CXC Function
a1	PB11	PC0/_RTS1/L1ST1	IRQ_1
a2	PB10	PC1/_RTS2/L1ST2	IRQ_2
a3	PB9	PC2/_RTS3/_L1RQB/L1ST3	IRQ_3
a4	PB8	PC3/_RTS4/_L1RQA/L1ST4	IRQ_4
a5	PB7/_WDOG	PB0/_SPISEL/_RRJCT1	<i>user defined</i>
a6	PB6/_TOUT2	PB1/SPICLK/_RSTRT2	<i>user defined</i>
a8	PB5/TIN2	PB2/SPIMOSI(SPITXD)/_RRJCT2	<i>user defined</i>
a9	PB4/_TOUT1	PB3/SPIMISO(SPIRXD)/BRGO4	<i>user defined</i>
a10	PB3/TIN1	PB8/_SMSYN1/_DREQ2	<i>user defined</i>
a11	PB2/_IACK1	PB16/BRGO3/STRBO	SER2_DTR
a12	PB1/_IACK6	PB9/_SMSYN2/_DACK2	SER3_DTR
a13	PB0/_IACK7	PB17/_RSTRT1/STRBI	SER1_DTR
b1	RCLK1	PA8/CLK1/BRGO1/L1RCLKA/TIN1	SER1_RCLK
b2	TCLK1	PA10/CLK3/BRGO2/L1TCLKA/TIN2	SER1_TCLK
b4	TXD1	PA3/TXD2	SER1_TXD
b5	RTS1	PB13/_RTS2/L1ST2	SER1_RTS
b7	RTS3	PB15/_RTS4/_L1RQA/L1ST4	SER3_RTS
b8	CD3	PC11/_CD4/_L1RSYNCA	SER3_CD
b10	RXD1	PA2/RXD2	SER1_RXD
b11	BRG1	PB10/SMTXD2/L1CLKOB	<i>user defined</i>
b13	CTS1	PC6/_CTS2	SER1_CTS
b14	CD1	PC7/_CD2/_TGATE2	SER1_CD
b16	CTS3	PC10/_CTS4/_L1TSYNCA/_SDACK1	SER3_CTS
c1	DONE	PB6/SMTXD1/_DONE1	<i>user defined</i>
c2	DACK	PB5/BRGO2/_DACK1	DMA_ACK
c3	DREQ	PB4/BRGO1/_DREQ1	DMA_REQ
c4	BRG3	PB11/SMRXD2/L1CLKOA	<i>user defined</i>
c5	TCLK3	PA14/CLK7/BRGO4/TIN4	SER3_TCLK
c6	RCLK3	PA15/CLK8/_TOUT4/L1TCLKB	SER3_RCLK
c8	TXD3	PA7/TXD4/L1RXDA	SER3_TXD
c9	RXD3	PA6/RXD4/L1TXDA	SER3_RXD
c10	BRG2	PB7/SMRXD1/_DONE2	<i>user defined</i>
c11	CD2	PC9/_CD3/_L1RSYNCB	SER2_CD
c12	RTS2	PB14/_RTS3/_L1RQB/L1ST3	SER2_RTS
c13	CTS2	PC8/_CTS3/_L1TSYNCB/SDACK2	SER2_CTS
c15	TCLK2	PA12/CLK5/BRGO3/TIN3	SER2_TCLK
c16	RCLK2	PA13/CLK6/_TOUT3/L1RCLKB/BRGCLK2	SER2_RCLK
c17	TXD2	PA5/TXD3/L1RXDB	SER2_TXD
c18	RXD2	PA4/RXD3/L1TXDB	SER2_RXD

## 4 Timing



### KEY


	min	max
1. Address valid to <u>AS</u> , <u>DS</u>	10ns	-
2. <u>AS</u> asserted	80ns	-
3. <u>AS</u> negated to R/W invalid	10ns	-
4. Data-in valid to <u>EDTACK</u>	0ns	-
5. <u>CXC-CSx</u> asserted to AS valid	-	25ns
6. <u>EDTACK</u> negated to AS negated	0ns	90ns
7. Data-in hold time	0ns	50ns
8. <u>AS</u> negated	50ns	-
9. <u>AS</u> , R/_W asserted to <u>DS</u> asserted	20ns	-
10. Data-out valid to <u>DS</u> asserted	15ns	-
11. <u>AS</u> , <u>DS</u> negated to data-out invalid	0ns	-

A1-A7: address lines  
AS: address strobe  
LDS/UDS: lower/upper data strobe  
 R/\_W: read not write  
EDTACK: external data transfer acknowledge  
CXC-CSx: CXC-CS0 to CXC-CS7

Recommended: Assert EDTACK with CSx and UDS/LDS and "data valid" during read cycles  
 Latch data with CSx and UDS/LDS during write cycles  
 Negate EDTACK with UDS/LDS invalid



## 5 Controller Extension Connectors



When using an 8TE board on the CXC5 and CXC8 note that a slot will be lost between each board.

# *Appendix CXC Controller eXtension Connector*

---



*This page has been intentionally left blank*




## APPENDIX OS-9 CABLING

This Appendix outlines the connection definitions of OS-9 systems to various outside media.


### 1 OS-9 System <-> Terminal

#### 1.1 Software (XON/XOFF) or no Handshake

##### 1.1.1 15-pin Connector on OS-9 Side




##### 1.1.2 8-pin RJ45 Connector on OS-9 Side (SMART I/O)



# Appendix OS-9 Cabling




## 1.1.3 6-pin RJ12 Connector on OS-9 Side






## 1.2 Hardware Handshake (Set Terminal to CTS/DTR Handshake)

### 1.2.1 15-pin Connector on OS-9 Side



### 1.2.2 8-pin RJ45 Connector on OS-9 Side (SMART I/O)




# Appendix OS-9 Cabling




## 2 OS-9 System <-> PC

### 2.1 Software (XON/XOFF) or no Handshake

#### 2.1.1 15-pin Connector on OS-9 Side, 25-pin Connector on PC Side




#### 2.1.2 15-pin Connector on OS-9 Side, 9-pin Connector on PC Side






## 2.1.3 8-pin RJ45 Connector on OS-9 Side (SMART I/O), 25-pin Connector on PC Side




## 2.1.4 6-pin RJ12 Connector on OS-9 Side, 25-pin Connector on PC Side




# Appendix OS-9 Cabling



## 2.1.5 8-pin RJ45 Connector on OS-9 Side (SMART I/O), 9-pin Connector on PC Side




## 2.1.6 6-pin RJ12 Connector on OS-9 Side, 9-pin Connector on PC Side




## 2.2 Hardware Handshake (Select RTS/CTS Handshake on the PC Side)

### 2.2.1 15-pin Connector on OS-9 Side, 25-pin Connector on PC Side




### 2.2.2 15-pin Connector on OS-9 Side, 9-pin Connector on PC Side




# Appendix OS-9 Cabling



## 2.2.3 8-pin RJ45 Connector on OS-9 Side (SMART I/O), 25-pin Connector on PC Side




## 2.2.4 8-pin RJ45 Connector on OS-9 Side (SMART I/O), 9-pin Connector on PC Side



### 3 OS-9 System <-> Modem

#### 3.1 15-pin Connector



#### 3.2 8-pin RJ45 Connector (SMART I/O)




# Appendix OS-9 Cabling




## 4 OS-9 System <-> OS-9 System

### 4.1 Software (XON/XOFF) or no Handshake


#### 4.1.1 15-pin Connector



#### 4.1.2 8-pin RJ45 Connector (SMART I/O)



#### 4.1.3 6-pin RJ12 Connector




## 4.2 Hardware Handshake

### 4.2.1 15-pin Connector


15-pin male

7 GND  
2 TxD  
3 RxD  
4 CTS  
10 DTR



15-pin male


7 GND (SIGNAL ground)  
3 RxD  
2 TxD  
10 DTR  
4 CTS



### 4.2.2 8-pin RJ45 Connector (SMART I/O)


8-pin RJ45

3 GND  
4 TxD  
5 RxD  
7 CTS  
8 DTR



15-pin male

7 GND (SIGNAL ground)  
3 RxD  
2 TxD  
10 DTR  
4 CTS



## Appendix OS-9 Cabling

---



*This page has been intentionally left blank*